ADV7173KST Analog Devices Inc, ADV7173KST Datasheet - Page 41
![IC DAC VIDEO NTSC 6-CH 48LQFP](/photos/6/59/65923/505-48-lqfp_sml.jpg)
ADV7173KST
Manufacturer Part Number
ADV7173KST
Description
IC DAC VIDEO NTSC 6-CH 48LQFP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet
1.ADV7173KSTZ.pdf
(60 pages)
Specifications of ADV7173KST
Rohs Status
RoHS non-compliant
Applications
Multimedia
Voltage - Supply, Analog
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Package / Case
48-LQFP
Number Of Dac's
6
Adc/dac Resolution
10b
Screening Level
Commercial
Package Type
LQFP
Pin Count
48
For Use With
EVAL-ADV7173EBM - BOARD EVAL FOR ADV7173
Voltage - Supply, Digital
-
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADV7173KST
Manufacturer:
AD
Quantity:
1 831
Company:
Part Number:
ADV7173KST-REEL
Manufacturer:
AD
Quantity:
1
Company:
Part Number:
ADV7173KSTZ
Manufacturer:
ADI
Quantity:
1 135
Company:
Part Number:
ADV7173KSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV7173KSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADV7173KSTZ-REEL
Manufacturer:
ADI
Quantity:
7 101
Company:
Part Number:
ADV7173KSTZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
The ADV7172/ADV7173 is a highly integrated circuit containing
both precision analog and high speed digital circuitry. It has
been designed to minimize interference effects on the integrity
of the analog circuitry by the high speed digital circuitry. It is
imperative that these same design and layout techniques be applied
to the system level design so that high speed, accurate performance
is achieved. The Recommended Analog Circuit Layout shows
the analog interface between the device and monitor.
The layout should be optimized for lowest noise on the ADV7172/
ADV7173 power and ground lines by shielding the digital inputs
and providing good decoupling. The lead length between groups
of V
tive ringing.
Ground Planes
The ground plane should encompass all ADV7172/ADV7173
ground pins, voltage reference circuitry, power supply bypass cir-
cuitry for the ADV7172/ADV7173, the analog output traces, and
all the digital signal traces leading up to the ADV7172/ADV7173.
The ground plane is the board’s common ground plane.
Power Planes
The ADV7172/ADV7173, and any associated analog circuitry,
should have its own power plane, referred to as the analog
power plane (V
the regular PCB power plane (V
ferrite bead. This bead should be located within three inches of
the ADV7172/ADV7173.
The metallization gap separating device power plane and
board power plane should be as narrow as possible to mini-
mize the obstruction to the flow of heat from the device into
the general board.
The PCB power plane should provide power to all digital logic
on the PC board, and the analog power plane should provide
power to all ADV7172/ADV7173 power pins and voltage
reference circuitry.
Plane-to-plane noise coupling can be reduced by ensuring that
portions of the regular PCB power and ground planes do not
overlay portions of the analog power plane unless they can be
arranged so that the plane-to-plane noise is common-mode.
Supply Decoupling
For optimum performance, bypass capacitors should be in-
stalled using the shortest leads possible, consistent with reliable
operation, to reduce the lead inductance. Best performance is
AA
and GND pins should by minimized to minimize induc-
AA
). This power plane should be connected to
CC
) at a single point through a
BOARD DESIGN AND LAYOUT CONSIDERATIONS
APPENDIX 1
obtained with 0.1 µF ceramic capacitor decoupling. Each group
of V
0.1 µF decoupling capacitor to GND. These capacitors should
be placed as close to the device as possible.
It is important to note that while the ADV7172/ADV7173
contains circuitry to reject power supply noise, this rejection
decreases with frequency. If a high frequency switching power
supply is used, the designer should pay close attention to reduc-
ing power supply noise and consider using a three-terminal voltage
regulator for supplying power to the analog power plane.
Digital Signal Interconnect
The digital inputs to the ADV7172/ADV7173 should be iso-
lated as much as possible from the analog outputs and other
analog circuitry. Also, these input signals should not overlay the
analog power plane.
Due to the high clock rates involved, long clock lines to the
ADV7172/ADV7173 should be avoided to reduce noise pickup.
Any active termination resistors for the digital inputs should be
connected to the regular PCB power plane (V
analog power plane.
Analog Signal Interconnect
The ADV7172/ADV7173 should be located as close to the
output connectors as possible to minimize noise pickup and
reflections due to impedance mismatch.
The video output signals should overlay the ground plane, not
the analog power plane, to maximize the high frequency power
supply rejection.
Digital inputs, especially pixel data inputs and clocking signals,
should never overlay any of the analog signal circuitry and
should be kept as far away as possible.
For best performance, the outputs should each have a 75 Ω load
resistor connected to GND. These resistors should be placed
as close as possible to the ADV7172/ADV7173 to minimize
reflections.
The ADV7172/ADV7173 should have no inputs left floating.
Any inputs that are not required should be tied to ground.
AA
pins on the ADV7172/ADV7173 must have at least one
ADV7172/ADV7173
CC
) and not the