PI7C8150AMAE Pericom Semiconductor, PI7C8150AMAE Datasheet - Page 98

• Manufacturer Part Number: PI7C8150AMAE
• Description: IC PCI-PCI BRIDGE 2PORT 208-FQFP
• Manufacturer: Pericom Semiconductor

Specifications of PI7C8150AMAE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 208-FQFP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

06-0057
15.1
15.2
15.2.1
15.2.2
BRIDGE ACTIONS FOR VARIOUS CYCLE TYPES
ABNORMAL TERMINATION (INITIATED BY BRIDGE
MASTER)
MASTER ABORT
Master abort indicates that when PI7C8150A acts as a master and receives no response
(i.e., no target asserts DEVSEL_L or S_DEVSEL_L) from a target, the bridge de-asserts
FRAME_L and then de-asserts IRDY_L.
PARITY AND ERROR REPORTING
Parity must be checked for all addresses and write data. Parity is defined on the P_PAR,
and S_PAR signals. Parity should be even (i. e. an even number of‘1’s) across AD, CBE,
and PAR. Parity information on PAR is valid the cycle after AD and CBE are valid. For
reads, even parity must be generated using the initiators CBE signals combined with the
read data. Again, the PAR signal corresponds to read data from the previous data phase
cycle.
Initiator
Master on Primary
Master on Primary
Master on Primary
Master on Secondary
Master on Secondary
Master on Secondary
Target
Target on Primary
Target on Secondary
Target not on Primary nor
Secondary Port
Target on the same
Secondary Port
Target on Primary or the
other Secondary Port
Target not on Primary nor
the other Secondary Port
Page 98 of 111
Response
PI7C8150A does not respond. It detects
this situation by decoding the address as
well as monitoring the P_DEVSEL_L for
other fast and medium devices on the
Primary Port.
PI7C8150A asserts P_DEVSEL_L,
terminates the cycle normally if it is able
to be posted, otherwise return with a retry.
It then passes the cycle to the appropriate
port. When the cycle is complete on the
target port, it will wait for the initiator to
repeat the same cycle and end with normal
termination.
PI7C8150A does not respond and the
cycle will terminate as master abort.
PI7C8150A does not respond.
PI7C8150A asserts S_DEVSEL_L,
terminates the cycle normally if it is able
to be posted, otherwise returns with a
retry. It then passes the cycle to the
appropriate port. When cycle is complete
on the target port, it will wait for the
initiator to repeat the same cycle and end
with normal termination.
PI7C8150A does not respond.
2-PORT PCI-TO-PCI BRIDGE
APRIL 2006 – Revision 1.1
PI7C8150A