LFX200EB-03FN256C Lattice, LFX200EB-03FN256C Datasheet - Page 22

• Manufacturer Part Number: LFX200EB-03FN256C
• Description: IC FPGA 200K GATES 256-BGA
• Manufacturer: Lattice

Specifications of LFX200EB-03FN256C

• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Lattice Semiconductor
High Speed Serial Interface Block (sysHSI Block)
The High Speed Serial Interface (sysHSI) allows high speed serial data transfer over a pair of LVDS I/O. The
ispXPGA devices have multiple sysHSI blocks.
Each sysHSI block has two SERDES blocks which contain two main sub-blocks, Transmitter (with a serializer) and
Receiver (with a deserializer) including Clock/Data Recovery Circuit (CDR). Each SERDES can be used as a full
duplex channel. The two SERDES in sysHSI blocks share a common clock and must operate at the same nominal
frequency. Figure 20 shows the sysHSI block.
Device features support two data coding modes: 10B/12B and 8B/10B (for use with other encoding schemes, see
Lattice’s sysHSI technical notes). The encoding and decoding of the 10B/12B standard are performed within the
sysHSI block. For the 8B/10B standard, the symbol boundaries are aligned internally but the encoding and decod-
ing are performed outside the sysHSI block.
Each SERDES block receives a single high speed serial data input stream (with embedded clock) from an input,
and provide a low speed 10-bit wide data stream and a recovered clock to the device. For transmitting, SERDES
converts a 10-bit wide low-speed data stream to a single high-speed data stream with embedded clock for output.
Additionally, multiple sysHSI blocks can be grouped together to form a source synchronous interface of 1-10 chan-
nels.
For more information on the SERDES/CDR, refer to TN1020,
Figure 20. sysHSI Block Diagram
1.
“E-Series” does not support sysHSI.
sysIO
SS_CLKIN
SS_CLKOUT
SIN
SIN
SOUT
SOUT
Deserializer and Clock/Data Recovery
Deserializer and Clock/Data Recovery
SERDES(HSI#A)
SERDES(HSI#B)
CSPLL
Serializer
Serializer
18
sysHSI Usage
1
Guidelines.
ispXPGA Family Data Sheet
10
CSLOCK
10
RECCLK
RECCLK
10
10
CDRRST
CDRRST
SYDT
SYDT
REFCLK
TXD
RXD
RXD
TXD
CAL
From Global
From PICs
From PICs
Clock Tree
To PICs
To PICs
To PICs
To PICs
To PICs
To PICs
From PICs
From PICs
To PICs
From PICs