LFE3-150EA-8FN672C Lattice, LFE3-150EA-8FN672C Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE3-150EA-8FN672C
Manufacturer Part Number
LFE3-150EA-8FN672C
Description
IC FPGA 149KLUTS 380I/O 672-BGA
Manufacturer
Lattice
Datasheet
1.LFE3-150EA-7FN672C.pdf
(136 pages)
Specifications of LFE3-150EA-8FN672C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE3-150EA-8FN672C
Manufacturer:
ST
Quantity:
1 200
Company:
Part Number:
LFE3-150EA-8FN672C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFE3-150EA-8FN672C
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
LFE3-150EA-8FN672CTW
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Primary Clock Routing
The purpose of the primary clock routing is to distribute primary clock sources to the destination quadrants of the
device. A global primary clock is a primary clock that is distributed to all quadrants. The clock routing structure in
LatticeECP3 devices consists of a network of eight primary clock lines (CLK0 through CLK7) per quadrant. The pri-
mary clocks of each quadrant are generated from muxes located in the center of the device. All the clock sources
are connected to these muxes. Figure 2-12 shows the clock routing for one quadrant. Each quadrant mux is identi-
cal. If desired, any clock can be routed globally.
Figure 2-12. Per Quadrant Primary Clock Selection
Dynamic Clock Control (DCC)
The DCC (Quadrant Clock Enable/Disable) feature allows internal logic control of the quadrant primary clock net-
work. When a clock network is disabled, all the logic fed by that clock does not toggle, reducing the overall power
consumption of the device.
Dynamic Clock Select (DCS)
The DCS is a smart multiplexer function available in the primary clock routing. It switches between two independent
input clock sources without any glitches or runt pulses. This is achieved regardless of when the select signal is tog-
gled. There are two DCS blocks per quadrant; in total, there are eight DCS blocks per device. The inputs to the
DCS block come from the center muxes. The output of the DCS is connected to primary clocks CLK6 and CLK7
(see Figure 2-12).
Figure 2-13 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed
to other modes. For more information about the DCS, please see the list of technical documentation at the end of
this data sheet.
Figure 2-13. DCS Waveforms
CLK0
63:1
DCC
CLK0
CLK1
SEL
DCSOUT
CLK1
DCC
63:1
CLK2
DCC
PLLs + DLLs + CLKDIVs + PCLK PIOs + SERDES Quads
63:1
8 Primary Clocks (CLK0 to CLK7) per Quadrant
CLK3
DCC
63:1
CLK4
63:1
DCC
2-13
CLK5
DCC
63:1
58:1
CLK6
DCS
LatticeECP3 Family Data Sheet
58:1
58:1
CLK7
DCS
58:1
Architecture