LFE3-150EA-8FN672C Lattice, LFE3-150EA-8FN672C Datasheet - Page 95
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE3-150EA-8FN672C
Manufacturer Part Number
LFE3-150EA-8FN672C
Description
IC FPGA 149KLUTS 380I/O 672-BGA
Manufacturer
Lattice
Datasheet
1.LFE3-150EA-7FN672C.pdf
(136 pages)
Specifications of LFE3-150EA-8FN672C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE3-150EA-8FN672C
Manufacturer:
ST
Quantity:
1 200
Company:
Part Number:
LFE3-150EA-8FN672C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFE3-150EA-8FN672C
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
LFE3-150EA-8FN672CTW
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Table 3-12. External Reference Clock Specification (refclkp/refclkn)
Lattice Semiconductor
SERDES External Reference Clock
The external reference clock selection and its interface are a critical part of system applications for this product.
Table 3-12 specifies reference clock requirements, over the full range of operating conditions.
Figure 3-13. SERDES External Reference Clock Waveforms
F
F
V
V
V
V
D
T
T
Z
C
1. The signal swing for a single-ended input clock must be as large as the p-p differential swing of a differential input clock to get the same gain
2. When AC coupled, the input common mode range is determined by:
3. Measured at 50% amplitude.
4. Depending on the application, the PLL_LOL_SET and CDR_LOL_SET control registers may be adjusted for other tolerance values as
REF
REF-PPM
REF-R
REF-F
REF-IN-TERM-DIFF
REF-IN-SE
REF-IN-DIFF
REF-IN
REF-CM-AC
REF
REF-IN-CAP
at the input receiver. Lower swings for the clock may be possible, but will tend to increase jitter.
(Min input level) + (Peak-to-peak input swing)/2
described in TN1176,
Symbol
Frequency range
Frequency tolerance
Input swing, single-ended clock
Input swing, differential clock
Input levels
Input common mode range (AC coupled)
Duty cycle
Rise time (20% to 80%)
Fall time (80% to 20%)
Differential input termination
Input capacitance
LatticeECP3 SERDES/PCS Usage
3
Description
4
(Input common mode voltage)
1
Guide.
2
3-42
-1000
0.125
-20%
Min.
200
200
200
200
15
40
—
0
(Max input level) - (Peak-to-peak input swing)/2
DC and Switching Characteristics
100/2K
Typ.
LatticeECP3 Family Data Sheet
500
500
—
—
—
—
—
—
—
—
V
CCA
2*V
+20%
V
V
Max.
1000
1000
1000
320
CCA
CCA
60
7
CCA
+ 0.3
differential
mV, p-p
mV, p-p
Ohms
Units
MHz
ppm
pF
ps
ps
%
V
V