PCF8576DT NXP Semiconductors, PCF8576DT Datasheet - Page 19
![](/photos/31/41/314121/sot364-1_sml.jpg)
PCF8576DT
Manufacturer Part Number
PCF8576DT
Description
Manufacturer
NXP Semiconductors
Datasheet
1.PCF8576DT.pdf
(52 pages)
Specifications of PCF8576DT
Operating Supply Voltage (typ)
2.5/3.3/5V
Number Of Digits
20
Number Of Segments
160
Package Type
TSSOP
Pin Count
56
Mounting
Surface Mount
Power Dissipation
400mW
Frequency (max)
400KHz
Operating Supply Voltage (min)
1.8V
Operating Supply Voltage (max)
5.5V
Lead Free Status / Rohs Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCF8576DT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF8576DT/2
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
PCF8576D_9
Product data sheet
7.11 Data pointer
7.12 Subaddress counter
The following applies to
The addressing mechanism for the display RAM is realized using the data pointer.
This allows the loading of an individual display data byte, or a series of display data bytes,
into any location of the display RAM. The sequence commences with the initialization of
the data pointer by the load-data-pointer command (see
Following this command, an arriving data byte is stored at the display RAM address
indicated by the data pointer. The filling order is shown in
After each byte is stored, the content of the data pointer is automatically incremented by a
value dependent on the selected LCD drive mode:
After each byte is stored, the contents of the data pointer is automatically incremented by
a value dependent on the selected LCD drive mode:
If an I
The data pointer should be re-written prior to further RAM accesses.
The storage of display data is determined by the contents of the subaddress counter.
Storage is allowed to take place only when the contents of the subaddress counter match
with the hardware subaddress applied to A0, A1 and A2. The subaddress counter value is
defined by the device-select command (see
subaddress counter and the hardware subaddress do not match then data storage is
inhibited but the data pointer is incremented as if data storage had taken place. The
subaddress counter is also incremented when the data pointer overflows.
•
•
•
•
•
•
•
•
In the static drive mode, the eight transmitted data bits are placed in row 0 of eight
successive 4-bit RAM words.
In the 1:2 multiplex mode, the eight transmitted data bits are placed in pairs into
row 0 and 1 of four successive 4-bit RAM words.
In the 1:3 multiplex mode, the eight bits are placed in triples into row 0, 1 and 2 to
three successive 4-bit RAM words, with bit 3 of the third address left unchanged. It is
not recommended to use this bit in a display because of the difficult addressing. This
last bit may, if necessary, be controlled by an additional transfer to this address but
care should be taken to avoid overwriting adjacent data because always full bytes are
transmitted.
In the 1:4 multiplex mode, the eight transmitted data bits are placed in quadruples into
row 0, 1, 2 and 3 of two successive 4-bit RAM words.
In static drive mode by eight
In 1:2 multiplex drive mode by four
In 1:3 multiplex drive mode by three
In 1:4 multiplex drive mode by two
2
C-bus data access is terminated early then the state of the data pointer is unknown.
Rev. 09 — 25 August 2009
Figure
12:
Universal LCD driver for low multiplex rates
Section
7.17). If the contents of the
Section
Figure
12.
7.17).
PCF8576D
© NXP B.V. 2009. All rights reserved.
19 of 52