74LV132PW NXP Semiconductors, 74LV132PW Datasheet - Page 13
![Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND SCHMITT TRIG](/photos/15/59/155966/soic14_sml.jpg)
74LV132PW
Manufacturer Part Number
74LV132PW
Description
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND SCHMITT TRIG
Manufacturer
NXP Semiconductors
Datasheet
1.74LV132N112.pdf
(17 pages)
Specifications of 74LV132PW
Product
NAND
Logic Family
LV
Number Of Gates
4
Number Of Lines (input / Output)
2 / 1
High Level Output Current
- 12 mA
Low Level Output Current
12 mA
Propagation Delay Time
65 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-402
Minimum Operating Temperature
- 40 C
Lead Free Status / Rohs Status
Details
Other names
74LV132PW,112
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LV132PW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
74LV132PWЈ¬118
Manufacturer:
NXP
Quantity:
2 500
NXP Semiconductors
Fig 16. Package outline SOT402-1 (TSSOP14)
74LV132_5
Product data sheet
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm
DIMENSIONS (mm are the original dimensions)
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
UNIT
mm
VERSION
OUTLINE
SOT402-1
max.
1.1
A
0.15
0.05
A
1
0.95
0.80
14
A
1
2
y
IEC
Z
0.25
pin 1 index
A
e
3
D
0.30
0.19
b
p
MO-153
JEDEC
0.2
0.1
c
b
p
8
7
REFERENCES
D
5.1
4.9
0
(1)
Rev. 05 — 2 July 2009
w
M
E
4.5
4.3
(2)
JEITA
scale
2.5
0.65
e
c
A
H
6.6
6.2
2
E
A
1
5 mm
L
1
0.75
0.50
L
H
p
E
E
Quad 2-input NAND Schmitt trigger
detail X
0.4
0.3
Q
L
L
PROJECTION
EUROPEAN
p
0.2
v
Q
A
(A )
0.13
3
w
X
v
0.1
A
© NXP B.V. 2009. All rights reserved.
y
M
74LV132
ISSUE DATE
A
99-12-27
03-02-18
0.72
0.38
Z
(1)
SOT402-1
8
0
o
o
13 of 17