P89LV51RD2BBC NXP Semiconductors, P89LV51RD2BBC Datasheet - Page 31

no-image

P89LV51RD2BBC

Manufacturer Part Number
P89LV51RD2BBC
Description
MCU 8-Bit 89LV 80C51 CISC 64KB Flash 3.3V 44-Pin TQFP Tray
Manufacturer
NXP Semiconductors
Datasheet

Specifications of P89LV51RD2BBC

Package
44TQFP
Device Core
80C51
Family Name
89LV
Maximum Speed
40 MHz
Ram Size
1 KB
Program Memory Size
64 KB
Operating Supply Voltage
3.3 V
Data Bus Width
8 Bit
Program Memory Type
Flash
Number Of Programmable I/os
32
Interface Type
SPI/UART
Operating Temperature
0 to 70 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P89LV51RD2BBC
Manufacturer:
WCH
Quantity:
1 200
Company:
Part Number:
P89LV51RD2BBC
Quantity:
600
Part Number:
P89LV51RD2BBC,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
P89LV51RB2_RC2_RD2_5
Product data sheet
6.5 Timer 2
Timer 2 is a 16-bit Timer/counter which can operate as either an event timer or an event
counter, as selected by C/T2 in the special function register T2CON. Timer 2 has four
operating modes: Capture, Auto-reload (up or down counting), Clock-out, and Baud Rate
Generator which are selected according to
Table
Table 19.
Table 20.
Bit addressable; reset value: 00H.
Table 21.
RCLK + TCLK CP/RL2
0
0
0
1
X
Bit
7
6
5
Bit
Symbol
Fig 10. Timer/counter 0 mode 3 (two 8-bit counters)
21) and T2MOD
INT0 pin
TnGate
T0 pin
osc/6
TR0
Timer 2 operating mode
T2CON - Timer/counter 2 control register (address C8H) bit allocation
T2CON - Timer/counter 2 control register (address C8H) bit descriptions
Symbol
TF2
EXF2
RCLK
TF2
7
0
1
0
X
X
Rev. 05 — 15 December 2009
(Table 22
EXF2
Description
Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by
software. TF2 will not be set when either RCLK or TCLK = 1 or when
Timer 2 is in Clock-out mode.
Timer 2 external flag is set when Timer 2 is in capture, reload or
baud-rate mode, EXEN2 = 1 and a negative transition on T2EX occurs.
If Timer 2 interrupt is enabled, EXF2 = 1 causes the CPU to vector to
the Timer 2 interrupt routine. EXF2 must be cleared by software.
Receive clock flag. When set, causes the UART to use Timer 2
overflow pulses for its receive clock in modes 1 and 3. RCLK = 0
causes Timer 1 overflow to be used for the receive clock.
6
osc/2
TR1
C/T = 0
C/T = 1
TR2
1
1
1
1
0
RCLK
and
5
Table
P89LV51RB2/RC2/RD2
TCLK
Table 19
23).
control
control
4
T2OE
0
0
1
0
X
8-bit microcontrollers with 80C51 core
EXEN2
using T2CON
(8-bits)
(8-bits)
TH0
TL0
3
overflow
overflow
Mode
16-bit auto reload
16-bit capture
programmable clock-out
baud rate generator
off
TR2
2
(Table 20
TF0
TF1
© NXP B.V. 2009. All rights reserved.
C/T2
1
002aaa522
and
interrupt
interrupt
CP/RL2
31 of 76
0

Related parts for P89LV51RD2BBC