LPC1754FBD80,518 NXP Semiconductors, LPC1754FBD80,518 Datasheet - Page 54

no-image

LPC1754FBD80,518

Manufacturer Part Number
LPC1754FBD80,518
Description
IC MCU 32BIT 128KB FLASH 80LQFP
Manufacturer
NXP Semiconductors
Series
LPC17xxr
Datasheet

Specifications of LPC1754FBD80,518

Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
100MHz
Connectivity
CAN, I²C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number Of I /o
52
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.4 V ~ 3.6 V
Data Converters
A/D 6x12b, D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-LQFP
Package
80LQFP
Device Core
ARM Cortex M3
Family Name
LPC1700
Maximum Speed
100 MHz
Operating Supply Voltage
3.3 V
Data Bus Width
32 Bit
Number Of Programmable I/os
52
Interface Type
CAN/I2C/SPI/UART/USB
On-chip Adc
6-chx12-bit
Number Of Timers
4
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1754FBD80,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC1754FBD80,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 14.
T
[1]
LPC1759_58_56_54_52_51
Product data sheet
Symbol
t
su(SPI_MISO)
amb
Fig 19. SSP MISO line set-up time in SPI Master mode
The peripheral clock for SSP is PCLK = CCLK = 20 MHz.
= 25
C; V
Dynamic characteristic: SSP interface
DD(3V3)
11.7 SSP interface
MOSI
MISO
shifting edges
SCK
Parameter
SPI_MISO set-up time
over specified ranges.
All information provided in this document is subject to legal disclaimers.
Conditions
measured in SPI Master mode;
see
Rev. 7 — 29 March 2011
Figure 19
t
su(SPI_MISO)
LPC1759/58/56/54/52/51
32-bit ARM Cortex-M3 microcontroller
[1]
Min
30
sampling edges
Typ
-
002aad326
© NXP B.V. 2011. All rights reserved.
Max
-
Unit
ns
54 of 74

Related parts for LPC1754FBD80,518