NUC140VE3CN Nuvoton Technology Corporation of America, NUC140VE3CN Datasheet - Page 447

no-image

NUC140VE3CN

Manufacturer Part Number
NUC140VE3CN
Description
IC MCU 32BIT 128KB FLASH 100LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro™ NUC100r
Datasheets

Specifications of NUC140VE3CN

Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, LIN, SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
76
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NUC140VE3CN
Manufacturer:
MICRON
Quantity:
2 100
Part Number:
NUC140VE3CN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
NUC140VE3CN
Manufacturer:
NUVOTON
Quantity:
20 000
[5]
[4]
[3]
[2]
[1]
[0]
NuMicro™ NUC130/NUC140 Technical Reference Manual
TXBUSY
RXBUSY
RXPARITY
FRAMERR
PS2DATA
PS2CLK
1 = Data in PS2RXDATA register is overwritten by new received data
0 = No overwrite
Write 1 to clear this bit.
Transmit Busy
This bit indicates that the PS/2 device is currently sending data.
1 = Currently sending data
0 = Idle
Read only bit.
Receive Busy
This bit indicates that the PS/2 device is currently receiving data.
1 = Currently receiving data
0 = Idle
Read only bit.
Received Parity
This bit reflects the parity bit for the last received data byte (odd parity).
Read only bit.
Frame Error
For host to device communication, if STOP bit (logic 1) is not received it is a frame
error. If frame error occurs, DATA line may keep at low state after 12th clock. At this
moment, S/W overrides PS2CLK to send clock till PS2DATA release to high state.
After that, device sends a “Resend” command to host.
1 = Frame error occur
0 = No frame error
Write 1 to clear this bit.
DATA Pin State
This bit reflects the status of the PS2DATA line after synchronizing and sampling.
CLK Pin State
This bit reflects the status of the PS2CLK line after synchronizing.
- 447 -
Publication Release Date: June 14, 2011
Revision V2.01

Related parts for NUC140VE3CN