STM32F407IGT6 STMicroelectronics, STM32F407IGT6 Datasheet - Page 100

• Manufacturer Part Number: STM32F407IGT6
• Description: IC MCU 32BIT 1MB FLASH 176LQFP
• Manufacturer: STMicroelectronics

Specifications of STM32F407IGT6

• Core Processor: ARM Cortex-M4
• Core Size: 32-Bit
• Speed: 168MHz
• Connectivity: CAN, I²C, IrDA, LIN, SPI, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 140
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 192K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 24x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Core: ARM Cortex M4
• Processor Series: STM32F4
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 168 MHz
• Data Ram Size: 192 KB
• On-chip Adc: Yes
• Number Of Programmable I/os: 140
• Number Of Timers: 10
• Operating Supply Voltage: 1.7 V to 3.6 V
• Mounting Style: SMD/SMT
• A/d Bit Size: 12 bit
• A/d Channels Available: 24
• Interface Type: CAN, I2C, I2S, SPI, UART
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 497-11604

Electrical characteristics
100/154
Table 52.
1. TBD stands for “to be defined”.
2. Based on design simulation and/or characterization results, not tested in production.
3. Depends on f
f
1/t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CK
r(CK)
f(CK)
v(WS)
h(WS)
su(WS)
h(WS)
w(CKH)
w(CKL)
su(SD_MR)
su(SD_SR)
h(SD_MR)
h(SD_SR)
h(SD_MR)
h(SD_SR)
v(SD_ST)
h(SD_ST)
v(SD_MT)
h(SD_MT)
c(CK)
Symbol
(2)
(2)
(2)
(2)
(2)
(2)
(2)(3)
(2)(3)
(2)
(2)(3)
(2)
(2)(3)
(2)
(2)
(2)
(2)
I
2
PCLK
S characteristics
I
I
WS valid time
WS hold time
WS setup time
WS hold time
CK high and low time
Data input setup time
Data input hold time
Data input hold time
Data output valid time
Data output hold time
Data output valid time
Data output hold time
2
2
S clock frequency
S clock rise and fall time
. For example, if f
Parameter
Doc ID 022152 Rev 1
PCLK
(1)
=8 MHz, then T
Master
Slave
capacitive load
C
Master
Master
Slave
Slave
Master f
presc = TBD
Master receiver
Slave receiver
Master receiver
Slave receiver
Master f
Slave f
Slave transmitter
(after enable edge)
f
Slave transmitter
(after enable edge)
Master transmitter
(after enable edge)
f
Master transmitter
(after enable edge)
PCLK
PCLK
L
= 50 pF
Conditions
= TBD
= TBD
PCLK
PCLK
PCLK
PCLK
= 1/f
= TBD
= TBD,
= TBD
PLCLK
STM32F405xx, STM32F407xx
=125 ns.
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Min
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
0
-
-
-
-
Max
37.5
37.5
TBD
TBD
TBD
TBD
TBD
-
-
-
-
-
-
-
-
-
-
MHz
Unit
ns