SI3220-KQ Silicon Laboratories Inc, SI3220-KQ Datasheet - Page 76

• Manufacturer Part Number: SI3220-KQ
• Description: IC SLIC/CODEC DUAL-CH 64TQFP
• Manufacturer: Silicon Laboratories Inc
• Series: ProSLIC®r

Specifications of SI3220-KQ

• Package / Case: *
• Function: Subscriber Line Interface Concept (SLIC), CODEC
• Interface: GCI, PCM, SPI
• Number Of Circuits: 2
• Voltage - Supply: 3.3V, 5V
• Current - Supply: 65mA
• Power (watts): 941mW
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Includes: Battery Switching, BORSCHT Functions, DTMF Generation and Decoding, FSK Tone Generation, Modem and Fax Tone Detection
• Product: Telecom
• Supply Voltage (min): 3.13 V
• Supply Current: 22 mA
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Number Of Channels: 2
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Si3220/Si3225
The Idle state is achieved by the MX and MR bits being
held inactive for two or more frames. When a
transmission is initiated by a host device, an active state
is seen on the downstream MX bit. This signals the Dual
ProSLIC that a transmission has begun on the Monitor
channel and it should begin accepting data from it. The
Dual ProSLIC, after reading the data on the Monitor
channel, acknowledges the initial transmission by
placing the upstream MR bit in an active state. The data
is received and the upstream MR becomes active in the
frame immediately following the downstream MX
becoming active. The upstream MR then remains active
until either the next byte is received or an end of
message is detected (signaled by the downstream MX
being held inactive for two or more consecutive frames).
Upon receiving acknowledgement from the Dual
ProSLIC that the initial data was received (signaled by
the upstream MR bit transitioning from an inactive to an
active state), the host device places the downstream
MX bit in the inactive state for one frame and then either
transmit another byte by placing the downstream MX bit
in an active state again, or signal an end of message by
leaving the downstream MX bit inactive for a second
frame.
When the host is performing a write command, the host
only manipulates the downstream MX bit, and the Dual
ProSLIC only manipulates the upstream MR bit. If a
read
manipulates the downstream MX bit to communicate
the command, but then manipulates the downstream
MR bit in response to the Dual ProSLIC responding with
the requested data. Similarly, the Dual ProSLIC initially
manipulates its upstream MR bit to receive the read
command, and will then manipulate its upstream MX bit
to respond with the requested data. If the host is
transmitting data, the Dual ProSLIC always transmits a
$FF value on its Monitor data byte. While the Dual
ProSLIC is transmitting data, the host should always
transmit a $FF value on its Monitor byte. If the Dual
ProSLIC is transmitting data and detects a value other
than a $FF on the downstream Monitor byte, the Dual
ProSLIC signals an Abort.
For read and write commands, an initial address must
be specified. The Dual ProSLIC responds to a read or a
write command at this address, and then subsequently
increment this address after every register access. In
this manner, multiple consecutive registers can be read
or written in one transmission sequence. By correctly
manipulating the MX and MR bits, a transmission
sequence can continue from the beginning specified
address until an invalid memory location is reached. To
end a transmission sequence, the host processor must
signal an End-of-Message (EOM) by placing the
76
command
is
performed,
the
host
Preliminary Rev. 0.91
initially
downstream MX and MR bits inactive for two
consecutive frames. The transmission can also be
stopped by the Dual ProSLIC by signaling an Abort.
This is signaled by placing the upstream MR bit inactive
for at least two consecutive cycles in response to the
downstream MX bit going active. An abort is signaled by
the Dual ProSLIC for the following reasons:
!
!
!
!
!
!
Whenever the Dual ProSLIC aborts due to an invalid
command sequence, the state of the Dual ProSLIC
does not change. If a read or write to an invalid memory
address is attempted, all previous reads or writes in that
transmission sequence are valid up to the read or write
to the invalid memory address. If an end-of-message is
detected before a valid command sequence is
communicated, the Dual ProSLIC returns to the idle
state and remains unchanged.
The data presented to the Dual ProSLIC in the
downstream Monitor bits must be present for two
consecutive frames to be considered valid data. The
Dual ProSLIC is designed to ensure it has received the
same data in two consecutive frames. If it does not, it
does not acknowledge receipt of the data byte and waits
until it does receive two consecutive identical data bytes
before acknowledging to the transmitter it has received
the data. If the transmitter attempts to signal
transmission of a subsequent data byte by placing the
downstream MX bit in an inactive state while the Dual
ProSLIC is still waiting to receive a valid data byte
transmission of two consecutive identical data bytes,
the Dual ProSLIC signals an abort and ends the
transmission. Figure 58 shows a state diagram for the
Receiver Monitor channel for the Dual ProSLIC.
Figure 59 shows a state diagram for the Transmitter
Monitor channel for the Dual ProSLIC.
A read or write to an invalid memory address is
attempted.
An invalid command sequence is received.
A data byte was not received for at least two
consecutive frames.
A collision occurs on the Monitor data bytes while
the Dual ProSLIC is transmitting data.
Downstream monitor byte not $FF while upstream
monitor byte is transmitting.
MR/MX protocol violation