SC16C852SVIET,115 NXP Semiconductors, SC16C852SVIET,115 Datasheet - Page 37
![IC UART DL 1.8V W/FIFO 36-TFBGA](/photos/6/98/69857/36-tfbga_sot912-1_pkg_sml.jpg)
SC16C852SVIET,115
Manufacturer Part Number
SC16C852SVIET,115
Description
IC UART DL 1.8V W/FIFO 36-TFBGA
Manufacturer
NXP Semiconductors
Datasheet
1.SC16C852SVIET151.pdf
(48 pages)
Specifications of SC16C852SVIET,115
Features
Programmable
Number Of Channels
2, DUART
Fifo's
128 Byte
Protocol
RS485
Voltage - Supply
1.8V
With Auto Flow Control
Yes
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
36-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935286451115
SC16C852SVIET-G
SC16C852SVIET-G
SC16C852SVIET-G
SC16C852SVIET-G
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC16C852SVIET,115
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
8. Limiting values
9. Static characteristics
SC16C852SV_1
Product data sheet
Table 36.
In accordance with the Absolute Maximum Rating System (IEC 60134).
[1]
Table 37.
T
[1]
[2]
[3]
Symbol
V
V
T
T
P
Symbol
V
V
V
V
V
V
I
I
I
I
I
I
C
LIL
LIH
L(clk)
DD
DD(sleep)
DD(lp)
amb
amb
stg
DD
n
tot
IL(clk)
IH(clk)
IL
IH
OL
OH
i
/pack total power dissipation per
V
Except XTAL2, V
Sleep current might be higher if there is any activity on the UART data bus during Sleep mode.
Activate by LOWPWR pin.
= 40 C to +85 C; V
n
should not exceed 2.5 V.
Parameter
clock LOW-level input voltage
clock HIGH-level input voltage
LOW-level input voltage
HIGH-level input voltage
LOW-level output voltage
HIGH-level output voltage
LOW-level input leakage
current
HIGH-level input leakage
current
clock leakage current
supply current
sleep mode supply current
low-power mode supply
current
input capacitance
Parameter
supply voltage
voltage on any other pin
ambient temperature
storage temperature
package
Limiting values
Static characteristics
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
OL
= 1 V typical.
Rev. 01 — 23 September 2008
DD
= 1.65 V to 1.95 V; unless otherwise specified.
Conditions
operating in free air
Conditions
except X1 clock
except X1 clock
I
I
LOW-level
HIGH-level
f = 5 MHz
OL
OH
= 2 mA
= 800 A
[1]
[1]
[2]
[3]
Min
-
V
-
Min
-
1.35
-
1.35
-
1.45
-
-
-
-
-
-
-
-
SC16C852SV
40
65
SS
0.3
Typ
-
-
-
-
-
-
-
-
-
-
-
-
-
-
© NXP B.V. 2008. All rights reserved.
Max
2.5
V
+85
+150
500
DD
+ 0.3
Max
0.25
-
0.45
-
0.35
-
1
1
30
30
2
5
5
5
37 of 48
Unit
V
V
mW
C
C
Unit
V
V
V
V
V
V
mA
pF
A
A
A
A
A
A