SC16C754IA68,529 NXP Semiconductors, SC16C754IA68,529 Datasheet - Page 10
![IC UART QUAD W/FIFO 68-PLCC](/photos/6/98/69865/68-plcc_sot188-3_pkg_sml.jpg)
SC16C754IA68,529
Manufacturer Part Number
SC16C754IA68,529
Description
IC UART QUAD W/FIFO 68-PLCC
Manufacturer
NXP Semiconductors
Datasheet
1.SC16C754IA68529.pdf
(49 pages)
Specifications of SC16C754IA68,529
Number Of Channels
4, QUART
Fifo's
64 Byte
Voltage - Supply
2.5V, 3.3V, 5V
With Auto Flow Control
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
Mounting Type
Surface Mount
Package / Case
68-LCC (J-Lead)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-3291-5
935270056529
SC16C754IA68-S
935270056529
SC16C754IA68-S
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC16C754IA68,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
9397 750 11618
Product data
Fig 5. RTS functional timing.
Fig 6. CTS functional timing.
(1) N = receiver FIFO trigger level.
(2) The two blocks in dashed lines cover the case where an additional byte is sent, as described in
(1) When CTS is LOW, the transmitter keeps sending serial data out.
(2) When CTS goes HIGH before the middle of the last stop bit of the current byte, the transmitter finishes sending the current
(3) When CTS goes from HIGH to LOW, the transmitter begins sending data again.
byte, but is does not send the next byte.
RTS
IOR
RX
CTS
TX
6.2.2 Auto-CTS
6.3 Software flow control
START
The transmitter circuitry checks CTS before sending the next data byte. When CTS is
active, the transmitter sends the next byte. To stop the transmitter from sending the
following byte, CTS must be deasserted before the middle of the last stop bit that is
currently being sent. The auto-CTS function reduces interrupts to the host system.
When flow control is enabled, CTS level changes do not trigger host interrupts
because the device automatically controls its own transmitter. Without auto-CTS, the
transmitter sends any data present in the transmit FIFO and a receiver overrun error
may result.
Software flow control is enabled through the enhanced feature register and the
modem control register. Different combinations of software flow control can be
enabled by setting different combinations of EFR[3:0].
control options.
Table 3:
EFR[3]
0
1
0
1
BYTE N
START
STOP
EFR[2]
0
0
1
1
Software flow control options (EFR[0:3])
BYTE 0-7
Rev. 04 — 19 June 2003
EFR[1]
X
X
X
X
START
STOP
BYTE N + 1
1
EFR[0]
X
X
X
X
2
STOP
TX, RX software flow controls
no transmit flow control
transmit Xon1, Xoff1
transmit Xon2, Xoff2
transmit Xon1, Xon2, Xoff1, Xoff2
START
N
Quad UART with 64-byte FIFO
BYTE 0-7
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Table 3
Section
N+1
shows software flow
SC16C754
STOP
6.2.1.
002aaa227
002aaa226
START
10 of 49