AT32UC3A464 Atmel Corporation, AT32UC3A464 Datasheet - Page 843

no-image

AT32UC3A464

Manufacturer Part Number
AT32UC3A464
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3A464

Flash (kbytes)
64 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Ssc
1
Sd / Emmc
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A464-C1UR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A464-C1UT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A464-CIUT
Manufacturer:
ATMEL
Quantity:
180
Part Number:
AT32UC3A464-CIUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3A464-U
Manufacturer:
XILINX
Quantity:
1
Part Number:
AT32UC3A464S-U
Manufacturer:
ATMEL
Quantity:
551
• TRTYP: Transfer Type
• TRDIR: Transfer Direction
• TRCMD: Transfer Command
• MAXLAT: Max Latency for Command to Response
• OPDCMD: Open Drain Command
• SPCMD: Special Command
32072G–11/2011
SPCMD
TRCMD
others
TRTYP
others
Writing a zero to this bit will configure the transfer direction as write transfer.
Writing a one to this bit will configure the transfer direction as read transfer.
Writing a zero to this bit will configure a 5-cycle max latency.
Writing a one to this bit will configure a 64-cycle max latency.
Writing a zero to this bit will configure the push-pull command.
Writing a one to this bit will configure the open-drain command.
0
1
2
3
4
5
0
1
2
3
0
1
2
3
4
5
Command
Not a special CMD.
Initialization CMD:
74 clock cycles for initialization sequence.
Synchronized CMD:
Wait for the end of the current data block transfer before sending the pending command.
CE-ATA Completion Signal disable Command.
The host cancels the ability for the device to return a command completion signal on the
command line.
Interrupt command:
Corresponds to the Interrupt Mode (CMD40).
Interrupt response:
Corresponds to the Interrupt Mode (CMD40).
Reserved
Transfer Type
No data transfer
Start data transfer
Stop data transfer
Reserved
Transfer Type
MMC/SDCard Single Block
MMC/SDCard Multiple Block
MMC Stream
Reserved
SDIO Byte
SDIO Block
Reserved
843

Related parts for AT32UC3A464