AT89C51RC2 Atmel Corporation, AT89C51RC2 Datasheet - Page 21
AT89C51RC2
Manufacturer Part Number
AT89C51RC2
Description
Manufacturer
Atmel Corporation
Specifications of AT89C51RC2
Flash (kbytes)
32 Kbytes
Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
32
Spi
1
Uart
1
Sram (kbytes)
1.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 5.5
Timers
4
Isp
UART
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51RC2-3CSUM
Manufacturer:
ATMEL
Quantity:
15 569
Company:
Part Number:
AT89C51RC2-CM
Manufacturer:
ATMEL
Quantity:
8 831
Part Number:
AT89C51RC2-CM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT89C51RC2-IM
Manufacturer:
ATMEL
Quantity:
719
Part Number:
AT89C51RC2-IM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT89C51RC2-RLRIL
Manufacturer:
Atmel
Quantity:
1 495
Company:
Part Number:
AT89C51RC2-RLTIL
Manufacturer:
ATMEL
Quantity:
5 000
Part Number:
AT89C51RC2-RLTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
4180E–8051–10/06
Table 17. AUXR1 register
AUXR1- Auxiliary Register 1(0A2h)
Reset Value = XXXX XX0X0b
Not bit addressable
Note:
ASSEMBLY LANGUAGE
Number
; Block move using dual data pointers
; Modifies DPTR0, DPTR1, A and PSW
; note: DPS exits opposite of entry state
; unless an extra INC AUXR1 is added
;
00A2
;
0000 909000MOV DPTR,#SOURCE ; address of SOURCE
0003 05A2 INC AUXR1 ; switch data pointers
0005 90A000 MOV DPTR,#DEST ; address of DEST
0008
0008 05A2 INC AUXR1 ; switch data pointers
000A E0 MOVX A,@DPTR ; get a Byte from SOURCE
000B A3 INC DPTR ; increment SOURCE address
000C 05A2 INC AUXR1 ; switch data pointers
000E F0 MOVX @DPTR,A ; write the Byte to DEST
000F A3 INC DPTR ; increment DEST address
0010 70F6JNZ LOOP ; check for 0 terminator
0012 05A2 INC AUXR1 ; (optional) restore DPS
Bit
7
7
6
5
4
3
2
1
0
-
1. Bit 2 stuck at 0; this allows using INC AUXR1 to toggle DPS without changing GF3.
LOOP:
AUXR1 EQU 0A2H
Mnemonic Description
ENBOOT
GF3
DPS
Bit
6
0
-
-
-
-
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Enable Boot Flash
Cleared to disable boot ROM.
Set to map the boot ROM between F800h - 0FFFFh.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
This bit is a general-purpose user flag.
Always Cleared
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Data Pointer Selection
Cleared to select DPTR0.
Set to select DPTR1.
ENBOOT
5
4
-
GF3
3
AT89C51RB2/RC2
(1)
2
0
1
-
DPS
0
21