AT89C51RC2 Atmel Corporation, AT89C51RC2 Datasheet - Page 35

• Manufacturer Part Number: AT89C51RC2
• Manufacturer: Atmel Corporation

Specifications of AT89C51RC2

• Flash (kbytes): 32 Kbytes
• Max. Operating Frequency: 60 MHz
• Cpu: 8051-12C
• Max I/o Pins: 32
• Spi: 1
• Uart: 1
• Sram (kbytes): 1.25
• Self Program Memory: API
• Operating Voltage (vcc): 2.7 to 5.5
• Timers: 4
• Isp: UART
• Watchdog: Yes

Figure 12. PCA Interrupt System
4180E–8051–10/06
PCA Timer/Counter
Module 0
Module 1
Module 2
Module 3
Module 4
CMOD. 0
PCA Modules: each one of the five compare/capture Modules has six possible func-
tions. It can perform:
•
•
•
•
•
•
In addition, Module 4 can be used as a Watchdog Timer.
Each Module in the PCA has a special function register associated with it. These regis-
ters are: CCAPM0 for Module 0, CCAPM1 for Module 1, etc. (see Table 24). The
registers contain the bits that control the mode that each Module will operate in.
•
•
•
•
•
•
Table 24 shows the CCAPMn settings for the various PCA functions.
ECF
16-bit Capture, positive-edge triggered
16-bit Capture, negative-edge triggered
16-bit Capture, both positive and negative-edge triggered
16-bit Software Timer
16-bit High-speed Output
8-bit Pulse Width Modulator
The ECCF bit (CCAPMn. 0 where n = 0, 1, 2, 3, or 4 depending on the Module)
enables the CCF flag in the CCON SFR to generate an interrupt when a match or
compare occurs in the associated Module.
PWM (CCAPMn. 1) enables the pulse width modulation mode.
The TOG bit (CCAPMn. 2) when set causes the CEX output associated with the
Module to toggle when there is a match between the PCA counter and the Module's
capture/compare register.
The match bit MAT (CCAPMn. 3) when set will cause the CCFn bit in the CCON
register to be set when there is a match between the PCA counter and the Module's
capture/compare register.
The next two bits CAPN (CCAPMn. 4) and CAPP (CCAPMn. 5) determine the edge
that a capture input will be active on. The CAPN bit enables the negative edge, and
the CAPP bit enables the positive edge. If both bits are set both edges will be
enabled and a capture will occur for either transition.
The last bit in the register ECOM (CCAPMn. 6) when set enables the comparator
function.
CF
ECCFn CCAPMn. 0
CR
CCF4 CCF3 CCF2 CCF1 CCF0
IEN0. 6
EC
IEN0. 7
EA
AT89C51RB2/RC2
Priority Decoder
CCON
0xD8
To Interrupt
35