AT89C51RC2 Atmel Corporation, AT89C51RC2 Datasheet - Page 87
AT89C51RC2
Manufacturer Part Number
AT89C51RC2
Description
Manufacturer
Atmel Corporation
Specifications of AT89C51RC2
Flash (kbytes)
32 Kbytes
Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
32
Spi
1
Uart
1
Sram (kbytes)
1.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 5.5
Timers
4
Isp
UART
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51RC2-3CSUM
Manufacturer:
ATMEL
Quantity:
15 569
Company:
Part Number:
AT89C51RC2-CM
Manufacturer:
ATMEL
Quantity:
8 831
Part Number:
AT89C51RC2-CM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT89C51RC2-IM
Manufacturer:
ATMEL
Quantity:
719
Part Number:
AT89C51RC2-IM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT89C51RC2-RLRIL
Manufacturer:
Atmel
Quantity:
1 495
Company:
Part Number:
AT89C51RC2-RLTIL
Manufacturer:
ATMEL
Quantity:
5 000
Part Number:
AT89C51RC2-RLTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Flash Registers and
Memory Map
Hardware Register
Flash Memory Lock Bits
4180E–8051–10/06
The AT89C51RB2/RC2 Flash memory uses several registers for its management:
•
•
The only hardware register of the AT89C51RB2/RC2 is called Hardware Security Byte
(HSB).
Table 65. Hardware Security Byte (HSB)
Boot Loader Jump Bit (BLJB)
One bit of the HSB, the BLJB bit, is used to force the boot address:
•
•
The three lock bits provide different levels of protection for the on-chip code and data,
when programmed as shown in Table 66.
Number
Bit
2-0
Hardware registers can only be accessed through the parallel programming modes
which are handled by the parallel programmer.
Software registers are in a special page of the Flash memory which can be
accessed through the API or with the parallel programming modes. This page,
called "Extra Flash Memory", is not in the internal Flash program memory
addressing space.
When this bit is programmed (‘1’ value) the boot address is 0000h.
When this bit is unprogrammed (‘1’ value) the boot address is F800h. By default,
this bit is unprogrammed and the ISP is enabled.
X2
7
6
5
4
3
7
Mnemonic
XRAM
LB2-0
BLJB
BLJB
Bit
X2
-
-
6
Description
X2 Mode
Programmed (‘0’ value) to force X2 mode (6 clocks per instruction) after reset.
Unprogrammed (‘1’ Value) to force X1 mode, Standard Mode, after reset
(Default).
Boot Loader Jump Bit
Unprogrammed (‘1’ value) to start the user’s application on next reset at address
0000h.
Programmed (‘0’ value) to start the boot loader at address F800h on next reset
(Default).
Reserved
Reserved
XRAM Config Bit (only programmable by programmer tools)
Programmed to inhibit XRAM after reset.
Unprogrammed, this bit to valid XRAM after reset (Default).
User Memory Lock Bits (only programmable by programmer tools)
See Table 66.
5
-
4
-
XRAM
3
AT89C51RB2/RC2
LB2
2
LB1
1
LB0
0
87