SAM3N0B Atmel Corporation, SAM3N0B Datasheet - Page 53
SAM3N0B
Manufacturer Part Number
SAM3N0B
Description
Manufacturer
Atmel Corporation
- Current page: 53 of 752
- Download datasheet (17Mb)
10.4.4
10.4.5
10.4.6
11011A–ATARM–04-Oct-10
Exceptions and interrupts
Data types
The Cortex Microcontroller Software Interface Standard
The Cortex-M3 processor supports interrupts and system exceptions. The processor and the
Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception
changes the normal flow of software control. The processor uses handler mode to handle all
exceptions except for reset. See
70
The NVIC registers control interrupt handling. See
page 151
The processor:
For a Cortex-M3 microcontroller system, the Cortex Microcontroller Software Interface Standard
(CMSIS) defines:
The CMSIS includes address definitions and data structures for the core peripherals in the Cor-
tex-M3 processor. It also includes optional interfaces for middleware components comprising a
TCP/IP stack and a Flash file system.
CMSIS simplifies software development by enabling the reuse of template code and the combi-
nation of CMSIS-compliant software components from various middleware vendors. Software
vendors can expand the CMSIS to include their peripheral definitions and access functions for
those peripherals.
This document includes the register names defined by the CMSIS, and gives short descriptions
of the CMSIS functions that address the processor core and the core peripherals.
from the architectural short names that might be used in other documents.
The following sections give more information about the CMSIS:
This document uses the register short names defined by the CMSIS. In a few cases these differ
• supports the following data types:
• supports 64-bit data transfer instructions.
• manages all data memory accesses as little-endian. Instruction memory and Private
•
• a common way to:
• the names of:
• a device-independent interface for RTOS kernels, including a debug channel.
for more information.
Peripheral Bus (PPB) accesses are always little-endian. See
attributes” on page 55
– 32-bit words
– 16-bit halfwords
– 8-bit bytes
– access peripheral registers
– define exception vectors
– the registers of the core peripherals
– the core exception vectors
for more information.
for more information.
“Exception entry” on page 69
“Nested Vectored Interrupt Controller” on
and
“Memory regions, types and
“Exception return” on page
SAM3N
53
Related parts for SAM3N0B
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Cortex M3 Flash Microcontroller Converges Performance and Simplicity
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: