AD7193 Analog Devices, AD7193 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7193
Manufacturer Part Number
AD7193
Description
4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
Manufacturer
Analog Devices
Datasheet
1.AD7193.pdf
(56 pages)
Specifications of AD7193
Resolution (bits)
24bit
# Chan
4
Sample Rate
n/a
Interface
Ser,SPI
Analog Input Type
Diff-Uni,SE-Uni,Usr-Defined Range/Offset
Ain Range
± (Vref/Gain)
Adc Architecture
Sigma-Delta
Pkg Type
SOP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD7193BRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7193BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7193BRUZ-REEL
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7193BRUZ-REEL
Manufacturer:
ADI原装
Quantity:
20 000
Company:
Part Number:
AD7193BRUZ-SMD
Manufacturer:
TI
Quantity:
5 600
AD7193
SPECIFICATIONS
AV
MCLK = 4.92 MHz, T
Table 1.
Parameter
ADC
Output Data Rate
No Missing Codes
Resolution
RMS Noise and Output
Integral Nonlinearity
Offset Error
Offset Error Drift vs.
Offset Error Drift vs. Time
Gain Error
Gain Drift vs.
Gain Drift vs. Time
Power Supply Rejection
Common-Mode Rejection
DD
Data Rates
Gain = 1
Gain > 1
Temperature
Temperature
@ DC
@ DC
@ 50 Hz, 60 Hz
@ 50 Hz
@ 60 Hz
@ 50 Hz
@ 60 Hz
= 3 V to 5.25 V, DV
4
2
2
2
2
2
4, 5
2
2
A
= T
DD
MIN
Min
4.7
1.17
1.56
24
24
95
105
120
120
120
115
115
= 2.7 V to 5.25 V, AGND = DGND = 0 V; REFINx(+) = 2.5 V or AV
to T
MAX
, unless otherwise noted.
Typ
±2
±2
±5
±15
±150/gain
±1
±0.5
±150/gain
±5
±5
25
±0.001
−0.39
±0.003
±0.005
±1
10
90
110
110
Rev. C | Page 4 of 56
Max
4800
1200
1600
±10
±15
±30
±30
Hz
ppm of FSR
dB
dB
dB
Unit
Hz
Hz
Bits
Bits
ppm of FSR
ppm of FSR
ppm of FSR
µV
µV
µV
nV/°C
nV/°C
nV/°C
nV/1000
hours
%
%
%
%
ppm/°C
ppm/
1000 hours
dB
dB
dB
dB
dB
dB
DD
, REFINx(−) = AGND,
Test Conditions/Comments
Chop disabled
Chop enabled, sinc
Chop enabled, sinc
FS[9:0]
FS[9:0]
See the RMS Noise and Resolution section
See the RMS Noise and Resolution section
AV
AV
AV
AV
Chop disabled
Chop enabled, AV
Chop enabled, AV
Gain = 1 to 16; chop disabled
Gain = 32 to 128; chop disabled
Chop enabled
Gain > 32
AV
(factory calibration conditions)
Gain = 128, before full-scale calibration
(see Table 27)
Gain > 1, after internal full-scale calibration,
AV
Gain > 1, after internal full-scale calibration,
AV
Gain = 1
Gain = 1, V
Gain > 1, V
Gain = 1, V
Gain > 1, V
10 Hz output data rate, 50 Hz ± 1 Hz,
60 Hz ± 1 Hz
50 Hz output data rate, 50 Hz ± 1 Hz
60 Hz output data rate, 60 Hz ± 1 Hz
Fast settling, FS[9:0]
50 Hz ± 1 Hz
Fast settling, FS[9:0]
60 Hz ± 1 Hz
DD
DD
DD
DD
DD
DD
DD
= 5 V
= 3 V
= 5 V
= 3 V
= 5 V, gain = 1, T
≥ 4.75 V
< 4.75 V
3
3
> 4, sinc
> 1, sinc
IN
IN
IN
IN
= 1 V
= 1 V/gain
= 1 V
= 1 V/gain
3
4
filter
filter
DD
DD
4
3
3
3
filter
filter
= 5 V
= 3 V
= 6, average by 16,
= 5, average by 16,
A
= 25°C
Data Sheet
1