AD7193 Analog Devices, AD7193 Datasheet - Page 49
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7193
Manufacturer Part Number
AD7193
Description
4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
Manufacturer
Analog Devices
Datasheet
1.AD7193.pdf
(56 pages)
Specifications of AD7193
Resolution (bits)
24bit
# Chan
4
Sample Rate
n/a
Interface
Ser,SPI
Analog Input Type
Diff-Uni,SE-Uni,Usr-Defined Range/Offset
Ain Range
± (Vref/Gain)
Adc Architecture
Sigma-Delta
Pkg Type
SOP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD7193BRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7193BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7193BRUZ-REEL
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7193BRUZ-REEL
Manufacturer:
ADI原装
Quantity:
20 000
Company:
Part Number:
AD7193BRUZ-SMD
Manufacturer:
TI
Quantity:
5 600
Data Sheet
50 Hz/60 Hz Rejection, Sinc
Figure 57 shows the frequency response when FS[9:0] is set to 6
and the postfilter averages by 16. This gives an output data rate
of 42.10 Hz when the master clock equals 4.92 MHz. The sinc
filter places the first notch at
The postfiltering places notches at f
averaging) and multiples of this frequency; therefore, when FS[9:0]
is set to 6 and the postfilter averaging is 16, a notch is placed at
800 Hz due to the sinc filter and notches are placed at 50 Hz
and multiples of 50 Hz due to the postfilter. The notch at 50 Hz
is a first-order notch; therefore, the notch is not wide. This means
that the rejection at 50 Hz exactly is good, assuming a stable
4.92 MHz master clock. However, in a band of 50 Hz ± 1 Hz, the
rejection degrades significantly. The rejection at 50 Hz ± 0.5 Hz is
40 dB minimum, assuming a stable clock; therefore, a good master
clock source is recommended when using fast settling mode.
Figure 58 shows the filter response when FS[9:0] is set to 5 and
the postfilter averages by 16. In this case, the output data rate is
equal to 50.53 Hz (4.92 MHz master clock) while the first filter
notch is placed at 60 Hz. The rejection at 60 Hz ± 0.5 Hz is equal to
40 dB minimum.
f
NOTCH
–100
–120
–100
–120
–110
–110
–10
–20
–30
–40
–50
–60
–70
–80
–90
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
0
Figure 57. Filter Response for Average + Decimate Filter
Figure 58. Filter Response for Average + Decimate Filter
0
0
= f
CLK
(Sinc
(Sinc
/(1024 × FS[9:0])
30
30
4
4
Filter, FS[9:0] = 6, Average by 16)
Filter, FS[9:0] = 5, Average by 16)
FREQUENCY (Hz)
FREQUENCY (Hz)
60
60
4
Filter
NOTCH
90
90
/Avg (Avg is the amount of
120
120
150
150
Rev. C | Page 49 of 56
Simultaneous 50 Hz/60 Hz rejection is achieved when FS[9:0] is
set to 30 and the postfilter averages by 16. The output data rate
is equal to 8.4 Hz, whereas the rejection at 50 Hz ± 0.5 Hz and
60 Hz ± 0.5 Hz is typically 44 dB.
Simultaneous 50 Hz and 60 Hz rejection is also achieved by
using an FS word of 96 and averaging by 16; this places a notch
at 50 Hz. Setting the REJ60 bit to 1 places a notch at 60 Hz (see
Figure 60). The output data rate is reduced to 2.63 Hz with this
configuration but the rejection is improved to typically 100 dB
at 50 Hz ± 1 Hz and 60 Hz ± 1 Hz.
–100
–120
–110
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
–110
–120
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
Figure 59. Filter Response for Average + Decimate Filter
0
Figure 60. Filter Response for Average + Decimate Filter
0
0
(Sinc
(Sinc
30
4
4
30
Filter, FS[9:0] = 30, Average by 16)
Filter, FS[9:0] = 96, Average by 16)
FREQUENCY (Hz)
60
FREQUENCY (Hz)
60
90
90
120
120
AD7193
150
150