AD5061 Analog Devices, AD5061 Datasheet - Page 17

no-image

AD5061

Manufacturer Part Number
AD5061
Description
Manufacturer
Analog Devices
Datasheet

Specifications of AD5061

Resolution (bits)
16bit
Dac Update Rate
1.3MSPS
Dac Settling Time
4µs
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
Ser,SPI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5061BRJZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5061BRJZ-2REEL7
Manufacturer:
ADI
Quantity:
10 106
Part Number:
AD5061YRJZ-1500RL7
Manufacturer:
ADI
Quantity:
500
AD5061-to-68HC11/68L11 Interface
Figure 42 shows a serial interface between the AD5061 and the
68HC11/68L11 microcontroller. SCK of the 68HC11/68L11
drives the SCLK pin of the AD5061, while the MOSI output
drives the serial data line of the DAC. The SYNC signal is
derived from a port line (PC7). The set-up conditions for
correct operation of this interface require that the 68HC11/
68L11 be configured so that its CPOL bit is 0 and its CPHA bit
is 1. When data is being transmitted to the DAC, the SYNC line
is taken low (PC7). When the 68HC11/68L11 is configured
where its CPOL bit is 0 and its CPHA bit is 1, data appearing on
the MOSI output is valid on the falling edge of SCK. Serial data
from the 68HC11/68L11 is transmitted in 8-bit bytes with only
eight falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. To load data to the AD5061, PC7 is left
low after the first eight bits are transferred, a second serial write
operation is performed to the DAC, and PC7 is taken high at
the end of this procedure.
AD5061-to-Blackfin® ADSP-BF53x Interface
Figure 43 shows a serial interface between the AD5061 and the
Blackfin ADSP-53x microprocessor. The ADSP-BF53x proces-
sor family incorporates two dual-channel synchronous serial
ports, SPORT1 and SPORT0, for serial and multiprocessor
communications. Using SPORT0 to connect to the AD5061,
the setup for the interface is: DT0PRI drives the DIN pin of
the AD5061, while TSCLK0 drives the SCLK of the part; the
SYNC is driven from TFS0.
1
1
ADDITIONAL PINS OMITTED FOR CLARITY
ADDITIONAL PINS OMITTED FOR CLARITY
ADSP-BF53x
68HC11/
68L11
Figure 43. AD5061-to-Blackfin ADSP-BF53x Interface
Figure 42. AD5061-to-68HC11/68L11 Interface
1
TSCLK0
DT0PRI
MOSI
1
TFS0
SCK
PC7
DIN
SCLK
SYNC
SYNC
SCLK
DIN
AD5061
AD5061
1
1
Rev. B | Page 17 of 20
AD5061-to-80C51/80L51 Interface
Figure 44 shows a serial interface between the AD5061 and the
80C51/80L51 microcontroller. The setup for the interface is:
TxD of the 80C51/80L51 drives SCLK of the AD5061 while
RxD drives the serial data line of the part. The SYNC signal is
again derived from a bit-programmable pin on the port. In this
case, Port Line P3.3 is used. When data is to be transmitted to
the AD5061, P3.3 is taken low. The 80C51/80L51 transmits data
only in 8-bit bytes; thus only eight falling clock edges occur in
the transmit cycle. To load data to the DAC, P3.3 is left low after
the first eight bits are transmitted, and a second write cycle is
initiated to transmit the second byte of data. P3.3 is taken high
following the completion of this cycle. The 80C51/80L51 out-
puts the serial data in a format that has the LSB first. The
AD5061 requires its data with the MSB as the first bit received.
The 80C51/80L51 transmit routine should take this into account.
AD5061-to-MICROWIRE Interface
Figure 45 shows an interface between the AD5061 and any
MICROWIRE-compatible device. Serial data is shifted out on
the falling edge of the serial clock and is clocked into the
AD5061 on the rising edge of the SK.
1
1
ADDITIONAL PINS OMITTED FOR CLARITY
ADDITIONAL PINS OMITTED FOR CLARITY
MICROWIRE
80C51/80L51
Figure 44. AD5061-to-80C51/80L51 Interface
Figure 45. AD5061-to-MICROWIRE Interface
1
1
P3.3
RxD
TxD
SO
CS
SK
SYNC
SCLK
DIN
SYNC
SCLK
DIN
AD5061
AD5061
AD5061
1
1

Related parts for AD5061