STM8S007C8 STMicroelectronics, STM8S007C8 Datasheet - Page 19

no-image

STM8S007C8

Manufacturer Part Number
STM8S007C8
Description
Value line, 24 MHz STM8S 8-bit MCU, 64 Kbytes Flash, true data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S007C8

Max Fcpu
up to 24 MHz, 0 wait states @ fCPU≤ 16 MHz
Program
64 Kbytes Flash; data retention 20 years at 55 °C after 100 cycles
Data
128 bytes true data EEPROM; endurance 100 kcycles
Ram
6 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S007C8T6
Manufacturer:
ST
Quantity:
14 000
Part Number:
STM8S007C8T6
Manufacturer:
ST
Quantity:
500
Part Number:
STM8S007C8T6
Manufacturer:
ST
Quantity:
500
Part Number:
STM8S007C8T6
Manufacturer:
ST
Quantity:
500
Part Number:
STM8S007C8T6
Manufacturer:
ST
0
Part Number:
STM8S007C8T6
Manufacturer:
ST
Quantity:
200
Part Number:
STM8S007C8T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S007C8T6
0
Part Number:
STM8S007C8T6X
Manufacturer:
ST
Quantity:
248
STM8S007C8
4.14.3
Asynchronous communication (UART mode)
LIN master capability
LIN slave mode
SPI
Full duplex communication - NRZ standard format (mark/space)
Programmable transmit and receive baud rates up to 1 Mbit/s (f
following any standard baud rate regardless of the input frequency
Separate enable bits for transmitter and receiver
Two receiver wakeup modes:
Transmission error detection with interrupt generation
Parity control
Emission: Generates 13-bit synch break frame
Reception: Detects 11-bit break frame
Autonomous header handling - one single interrupt per valid message header
Automatic baud rate synchronization - maximum tolerated initial clock deviation ±15 %
Synch delimiter checking
11-bit LIN synch break detection - break detection always active
Parity check on the LIN identifier field
LIN error management
Hot plugging support
Maximum speed: 10 Mbit/s (f
Full duplex synchronous transfers
Simplex synchronous transfers on two lines with a possible bidirectional data line
Master or slave operation - selectable by hardware or software
CRC calculation
1 byte Tx and Rx buffer
Slave/master selection input pin
Address bit (MSB)
Idle line (interrupt)
Doc ID 022171 Rev 2
MASTER
/2) both for master and slave
CPU
/16) and capable of
Product overview
19/90

Related parts for STM8S007C8