ST72561J6 STMicroelectronics, ST72561J6 Datasheet - Page 259
ST72561J6
Manufacturer Part Number
ST72561J6
Description
8-BIT MCU WITH FLASH OR ROM, 10-BIT ADC, 5 TIMERS, SPI, LINSCI(TM), ACTIVE CAN
Manufacturer
STMicroelectronics
Datasheet
1.ST72561R9.pdf
(265 pages)
Specifications of ST72561J6
Hdflash Endurance
100 cycles, data retention 40 years at 85°C
5 Power Saving Modes
Halt, Auto Wake Up From Halt, Active Halt, Wait and Slow
- Current page: 259 of 265
- Download datasheet (9Mb)
IMPORTANT NOTES (Cont’d)
software sequence is given for both cases (global
interrupt disabled/enabled).
Case 1: Writing to PxOR or PxDDR with Global In-
terrupts Enabled:
LD A,#01
LD sema,A
LD A,PFDR
AND A,#02
LD X,A
PxOR/PxDDR
LD A,#$90
LD PFDDR,A ; Write to PFDDR
LD A,#$ff
LD PFOR,A
LD A,PFDR
AND A,#02
LD Y,A
PxOR/PxDDR
LD A,X
cp A,#02
jrne OUT
TNZ Y
jrne OUT
LD A,sema
edge is detected
CP A,#01
jrne OUT
call call_routine; call the interrupt routine
OUT:LD A,#00
LD sema,A
.call_routine
PUSH A
PUSH X
PUSH CC
.ext1_rt
LD A,#00
LD sema,A
IRET
Case 2: Writing to PxOR or PxDDR with Global In-
terrupts Disabled:
SIM
LD A,PFDR
AND A,#$02
; set the interrupt mask
; set the semaphore to '1'
; store the level before writing to
; store the level after writing to
; check for falling edge
; check the semaphore status if
; entry to call_routine
; entry to interrupt routine
; Write to PFOR
LD X,A
PxOR/PxDDR
LD A,#$90
LD PFDDR,A; Write into PFDDR
LD A,#$ff
LD PFOR,A
LD A,PFDR
AND A,#$02
LD Y,A
PxDDR
LD A,X
cp A,#$02
jrne OUT
TNZ Y
jrne OUT
LD A,#$01
LD sema,A ; set the semaphore to '1' if edge is
detected
RIM
LD A,sema ; check the semaphore status
CP A,#$01
jrne OUT
call call_routine; call the interrupt routine
RIM
OUT:
JP while_loop
.call_routine ; entry to call_routine
PUSH A
PUSH X
PUSH CC
.ext1_rt
LD A,#$00
LD sema,A
IRET
16.1.4 Unexpected Reset Fetch
If an interrupt request occurs while a "POP CC" in-
struction is executed, the interrupt controller does
not recognise the source of the interrupt and, by
default, passes the RESET vector address to the
CPU.
Workaround
To solve this issue, a "POP CC" instruction must
always be preceded by a "SIM" instruction.
; store the level before writing to
; store the level after writing to PxOR/
; check for falling edge
RIM
; entry to interrupt routine
; reset the interrupt mask
; Write to PFOR
ST72561
259/265
Related parts for ST72561J6
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
STMicroelectronics [RIPPLE-CARRY BINARY COUNTER/DIVIDERS]
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
STMicroelectronics [LIQUID-CRYSTAL DISPLAY DRIVERS]
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
BOARD EVAL FOR MEMS SENSORS
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
NPN TRANSISTOR POWER MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
TURBOSWITCH ULTRA-FAST HIGH VOLTAGE DIODE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Search -----> STE16N100
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Search ---> STE53NA50
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
NPN Transistor Power Module
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet: