73S1217F Maxim, 73S1217F Datasheet - Page 80

• Manufacturer Part Number: 73S1217F
• Description: The Teridian 73S1217F is a self-contained SoC smart card reader IC that is an ideal solution for any USB-connected ISO 7816 design
• Manufacturer: Maxim

1.7.17.1
An embedded ISO 7816 (hardware) UART is provided to control communications between a smart card
and the 73S1217F MPU. The UART can be shared between the one built-in ICC interface and the
external ICC interface. Selection of the desired interface is made via the
external interface is handled by the I
list of features for the ISO 7816 UART:
•
•
•
•
•
•
•
•
•
•
•
•
The single integrated smart card UART is capable of supporting T=0 and T=1 cards in hardware,
therefore offloading the bit manipulation tasks from the firmware. The embedded firmware instructs the
hardware which smart card it should communicate with at any point in time. Firmware reconfigures the
UART as required when switching between smart cards. When the 73S1217F has transmitted a
message with an expected response, the firmware should not switch the UART to another smart card
until the first smart card has responded. If the smart card responds while another smart card is selected,
that first smart card’s response will be ignored.
80
Two-byte FIFO for temporary data storage on both TX and Rx data.
Parity checking in T=0. This feature can be enabled/disabled by firmware. Parity error reporting to
firmware and Break generation to ICC can be controlled independently.
Parity error generation for test purposes.
Retransmission of last byte if ICC indicates T=0 parity error. This feature can be enabled/disabled by
firmware.
Deletion of last byte received if ICC indicates T=0 parity error. This feature can be enabled/disabled
by firmware.
CRC/LRC generation and checking. CRC/LRC is automatically inserted into T=1 data stream by the
hardware. This feature can be enabled/disabled by firmware.
Support baud rates: 230000, 115200, 57600, 38400, 28800, 19200, 14400, 9600 under firmware
control (assuming 12MHz crystal) with various F/D settings.
Firmware manages F/D. All F/D combinations are supported in which F/D is directly divisible by 31 or
32 (i.e. F/D is a multiple of either 31 or 32).
Flexible ETU clock generation and control.
Detection of convention (direct or indirect) character TS. This affects both polarity and order of bits in
byte. Convention can be overridden by firmware.
Supports WTX Timeout with an expanded Wait Time Counter (28 bits).
A Bypass Mode is provided to bypass the hardware UART in order for the software to emulate the
UART (for non-standard operating modes). In such a case, the I/O line value is reflected in SFR
SCCtl
synchronous and non T=0 / T=1 cards.
or
ISO 7816 UART
SCECtl
respectively for the built-in or external interfaces. This mode is appropriate for some
2
C interface for any external 73S8010x devices. The following is a
SCSel
register. Control of the
Rev. 1.2