PIC16C765 Microchip Technology Inc., PIC16C765 Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16C765
Manufacturer Part Number
PIC16C765
Description
8-bit Cmos Microcontrollers With Usb
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16C765.pdf
(165 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16C765-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C765-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
PIC16C765-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C765/JW
Manufacturer:
MIC
Quantity:
60
Company:
Part Number:
PIC16C765/JW
Manufacturer:
MIC
Quantity:
60
Company:
Part Number:
PIC16C765/JW
Manufacturer:
MIC
Quantity:
5
Part Number:
PIC16C765/JW
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
PIC16C765T-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C765T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
4.2.2.6
This register contains the individual enable bit for the
CCP2 peripheral interrupt.
REGISTER 4-6: PERIPHERAL INTERRUPT ENABLE 2 REGISTER (PIE2: 8Dh)
4.2.2.7
This register contains the CCP2 interrupt flag bit.
REGISTER 4-7:
2000 Microchip Technology Inc.
bit7
Note:
bit7
bit 7-1: Unimplemented: Read as '0'
bit 0:
bit 7-1: Unimplemented: Read as '0'
bit 0:
U-0
U-0
—
—
PIE2 REGISTER
PIR2 REGISTER
Interrupt flag bits are set when an interrupt
condition occurs, regardless of the state of
its corresponding enable bit or the global
enable bit, GIE (INTCON<7>). User soft-
ware should ensure the appropriate inter-
rupt flag bits are clear prior to enabling an
interrupt.
CCP2IE: CCP2 Interrupt Enable bit
1 = Enables the CCP2 interrupt
0 = Disables the CCP2 interrupt
CCP2IF: CCP2 Interrupt Flag bit
Capture Mode
1 = A TMR1 register capture occurred (must be cleared in software)
0 = No TMR1 register capture occurred
Compare Mode
1 = A TMR1 register compare match occurred (must be cleared in software)
0 = No TMR1 register compare match occurred
PWM Mode
Unused
U-0
U-0
—
—
PERIPHERAL INTERRUPT REGISTER 2 (PIR2: 0Dh)
U-0
U-0
—
—
U-0
U-0
—
—
U-0
U-0
—
—
Preliminary
U-0
U-0
—
—
U-0
U-0
—
—
CCP2IE
CCP2IF
R/W-0
R/W-0
PIC16C745/765
bit0
bit0
R = Readable bit
W = Writable bit
U = Unimplemented bit,
-n = Value at POR reset
R = Readable bit
W = Writable bit
U = Unimplemented bit,
-n = Value at POR reset
read as ‘0’
read as ‘0’
DS41124C-page 27