PIC16C765 Microchip Technology Inc., PIC16C765 Datasheet - Page 46
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16C765
Manufacturer Part Number
PIC16C765
Description
8-bit Cmos Microcontrollers With Usb
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16C765.pdf
(165 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16C765-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C765-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
PIC16C765-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C765/JW
Manufacturer:
MIC
Quantity:
60
Company:
Part Number:
PIC16C765/JW
Manufacturer:
MIC
Quantity:
60
Company:
Part Number:
PIC16C765/JW
Manufacturer:
MIC
Quantity:
5
Part Number:
PIC16C765/JW
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
PIC16C765T-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C765T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC16C745/765
7.1
Timer mode is selected by clearing the TMR1CS
(T1CON<1>) bit. In this mode, the input clock to the
timer is F
(T1CON<2>) has no effect since the internal clock is
always in sync.
FIGURE 7-1:
DS41124C-page 46
Note 1: When the T1OSCEN bit is cleared, the inverter is turned off. This eliminates power drain.
RC0/T1OSO/T1CKI
RC1/T1OSI/CCP2
Timer1 Operation in Timer Mode
INT
Set flag bit
TMR1IF on
Overflow
. The synchronize control bit T1SYNC
TIMER1 BLOCK DIAGRAM
TMR1H
T1OSC
TMR1
TMR1L
Oscillator
Enable
T1OSCEN
(1)
Preliminary
Internal
Clock
F
INT
TMR1ON
on/off
TMR1CS
1
0
7.2
Counter mode is selected by setting bit TMR1CS. In
this mode, the timer increments on every rising edge of
clock input on pin RC1/T1OSI/CCP2, when bit
T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when
bit T1OSCEN is cleared.
If T1SYNC is cleared, then the external clock input is
synchronized with internal phase clocks. The synchro-
nization is done after the prescaler stage. The pres-
caler stage is an asynchronous ripple-counter.
In this configuration, during SLEEP mode, Timer1 will
not increment even if the external clock is present,
since the synchronization circuit is shut off. The pres-
caler however will continue to increment.
T1CKPS<1:0>
T1SYNC
Prescaler
1, 2, 4, 8
Timer1 Operation in Synchronized
Counter Mode
0
1
2
Synchronized
clock input
2000 Microchip Technology Inc.
Synchronize
SLEEP input
det