TSS463C ATMEL Corporation, TSS463C Datasheet - Page 7

no-image

TSS463C

Manufacturer Part Number
TSS463C
Description
Van Data Link Controller With Serial Interface
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TSS463C
Manufacturer:
ATMEL
Quantity:
8
Part Number:
TSS463C
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
TSS463C-E9
Manufacturer:
ST
Quantity:
50
Part Number:
TSS463C-E9
Manufacturer:
ATMEL
Quantity:
3
Part Number:
TSS463C-E9
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
TSS463C-TERZ-9
Manufacturer:
ATMEL
Quantity:
101
SPI Control Byte
DIR: Serial Transfer Direction
7601B–AUTO–02/06
Figure 4. CPOL and CPHA in the TSS463C
At the beginning of a transmission over the serial interface, the first byte is the address
of the TSS463C register to be accessed. The next byte transmitted is the control byte
that determines the direction of the communication. The following bytes are data bytes
(consecutive bytes are written in or read from Address, Address + 1, Address + 2, ...,
Address + n with n = 0 to 28).
To make sure the TSS463C is not out of synchronization, the SPI interface will transmit
data ’0xAA’and ’0x55’on the MISO pin during address and control byte time. This way,
the master always ensures the TSS463C is well-synchronized. If the TSS463C is out of
synchronization, the master can assert the SS pin inactive to resynchronize the SPI
interface or can assert the RESET pin active or can send an initialization sequence.
When the SS pin is inactive, the SCLK is allowed to toggle. This will have no effect on
the TSS463C SPI module.
The SPI control byte is transmitted by the master (CPU) to the TSS463C. It specifies
whether it is a TSS463C Write or Read.
Table 1. SPI Control Byte
Zero: Read Operation. The data bytes will be read by the master (CPU) from the
TSS463C.
One: Write Operation. The data bytes will be written by the master (CPU) to the
TSS463C.
In both cases, address auto-increment mechanism will take place when more than one
data byte is read or written. This mechanism is inhibited when address value reaches
0xFF.
The seven following bits are reserved and must be equal to: 1100000.
When the master (CPU) conducts a write, it sends an address byte, a control byte and
data bytes on its MOSI line. The slave device (TSS463C) will send, if well-synchronized,
’0xAA’during the address byte and ’0x55’during the control byte on its MISO line.
DIR
7
6
1
SPI 8 Pulses
5
1
SCLK
MOSI
MISO
SS
4
0
Data T ransmit Points
CPOL = CPHA = 1
Data Sample Points
0x55
0x66
3
0
2
0
TSS463C
1
0
0
0
7

Related parts for TSS463C