DSPIC33FJ32MC202 Microchip Technology Inc., DSPIC33FJ32MC202 Datasheet - Page 174

no-image

DSPIC33FJ32MC202

Manufacturer Part Number
DSPIC33FJ32MC202
Description
High-performance, 16-bit Digital Signal Controllers
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC33FJ32MC202-E/MM
Quantity:
600
Part Number:
DSPIC33FJ32MC202-E/SO
Manufacturer:
Microchip
Quantity:
299
Part Number:
DSPIC33FJ32MC202-E/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC33FJ32MC202-E/SP
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
DSPIC33FJ32MC202-E/SS
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
DSPIC33FJ32MC202-I/MM
Manufacturer:
Microchip
Quantity:
1 485
Part Number:
DSPIC33FJ32MC202-I/MM
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC33FJ32MC202-I/SO
Manufacturer:
ADI
Quantity:
129
Part Number:
DSPIC33FJ32MC202T-E/MM
0
15.7.2
When the CPU is placed in Idle mode and the QEI mod-
ule is configured in 16-bit Timer mode, the 16-bit timer
will operate if QEISIDL (QEICON<13>) = 0. This bit
defaults to a logic ‘0’ upon executing POR. To halt the
timer module during CPU Idle mode, QEISIDL should
be set to ‘1’.
If the QEISIDL bit is cleared, the timer will function
normally as if CPU Idle mode had not been entered.
15.8
The Quadrature Encoder Interface can generate an
interrupt on occurrence of the following events:
• 16-bit up/down position counter rollover/underflow
• Detection of qualified index pulse
• CNTERR bit is set
• Timer period match event (overflow/underflow)
• Gate accumulation event
The QEI Interrupt Flag bit, QEIIF in the IFS3 register, is
asserted upon occurrence of any of these events. The
QEIIF bit must be cleared in software.
Enabling an interrupt is accomplished via the respec-
tive enable bit, QEIIE, in the IEC3 register.
DS70283B-page 172
Quadrature Encoder Interface
Interrupts
TIMER OPERATION DURING CPU
IDLE MODE
Preliminary
15.9
The QEI module has four user-accessible registers,
accessible in either Byte or Word mode:
• Control/Status Register (QEICON) – Allows con-
• Digital Filter Control Register (DFLTCON) –
• Position Count Register (POSCNT) – Allows
• Maximum Count Register (MAXCNT) – Holds a
trol of the QEI operation and status flags indicat-
ing the module state.
Allows control of the digital input filter operation.
reading and writing of the 16-bit position counter.
value that is compared to the POSCNT counter in
some operations.
Note:
Control and Status Registers
The
accesses,. However, reading the register
in Byte mode can result in partially
updated values in subsequent reads.
Either use Word mode reads/writes, or
ensure that the counter is not counting
during Byte operations.
POSCNT
© 2007 Microchip Technology Inc.
register
allows
byte

Related parts for DSPIC33FJ32MC202