DSPIC30F4012 Microchip Technology Inc., DSPIC30F4012 Datasheet - Page 85
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
DSPIC30F4012
Manufacturer Part Number
DSPIC30F4012
Description
Dspic30f4011/4012 Enhanced Flash 16-bit Digital Signal Controller
Manufacturer
Microchip Technology Inc.
Datasheet
1.DSPIC30F4012.pdf
(236 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC30F4012-20E/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F4012-20E/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F4012-20E/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F4012-20I/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F4012-20I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
DSPIC30F4012-30I/ML
Manufacturer:
CYNTEC
Quantity:
600 000
Company:
Part Number:
DSPIC30F4012-30I/ML
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
DSPIC30F4012-30I/SO
Manufacturer:
ON
Quantity:
42 000
Company:
Part Number:
DSPIC30F4012-30I/SP
Manufacturer:
TI
Quantity:
17 600
13.4.2
The PWM period is specified by writing to the PRx
register. The PWM period can be calculated using
Equation 13-1.
EQUATION 13-1:
PWM frequency is defined as 1/[PWM period].
FIGURE 13-1:
13.5
When the CPU enters the Sleep mode, all internal
clocks are stopped. Therefore, when the CPU enters
the Sleep state, the output compare channel will drive
the pin to the active state that was observed prior to
entering the CPU Sleep state.
For example, if the pin was high when the CPU
entered the Sleep state, the pin will remain high. Like-
wise, if the pin was low when the CPU entered the
Sleep state, the pin will remain low. In either case, the
output compare module will resume operation when
the device wakes up.
13.6
When the CPU enters the Idle mode, the output
compare module can operate with full functionality.
The output compare channel will operate during the
CPU Idle mode if the OCSIDL bit (OCxCON<13>) is at
logic ‘0’ and the selected time base (Timer2 or Timer3)
is enabled and the TSIDL bit of the selected timer is
set to logic ‘0’.
© 2007 Microchip Technology Inc.
PWM period = [(PRx) + 1] • 4 • T
Output Compare Operation During
CPU Sleep Mode
Output Compare Operation During
CPU Idle Mode
PWM PERIOD
OCxR = OCxRS
(Interrupt Flag)
TMR3 = PR3
T3IF = 1
PWM PERIOD
(TMRx prescale value)
PWM OUTPUT TIMING
Duty Cycle
OSC
TMR3 = Duty Cycle (OCxR)
Period
•
OCxR = OCxRS
(Interrupt Flag)
TMR3 = PR3
T3IF = 1
When the selected TMRx is equal to its respective
Period register, PRx, the following four events occur on
the next increment cycle:
• TMRx is cleared.
• The OCx pin is set.
• The PWM duty cycle is latched from OCxRS into
• The corresponding timer interrupt flag is set.
See Figure 13-1 for key PWM period comparisons.
Timer3 is referred to in the figure for clarity.
13.7
The output compare channels have the ability to gener-
ate an interrupt on a compare match for whichever
Match mode has been selected.
For all modes except the PWM mode, when a compare
event occurs, the respective interrupt flag (OCxIF) is
asserted and an interrupt will be generated if enabled.
The OCxIF bit is located in the corresponding IFSx reg-
ister, and must be cleared in software. The interrupt is
enabled via the respective Compare Interrupt Enable
(OCxIE) bit, located in the corresponding IECx register.
For the PWM mode, when an event occurs, the respec-
tive Timer Interrupt Flag (T2IF or T3IF) is asserted and
an interrupt will be generated if enabled. The TxIF bit is
located in the IFS0 register and must be cleared in
software. The interrupt is enabled via the respective
Timer Interrupt Enable bit (T2IE or T3IE) located in the
IEC0 register. The output compare interrupt flag is
never set during the PWM mode of operation.
TMR3 = Duty Cycle (OCxR)
- Exception 1: If PWM duty cycle is 0x0000,
- Exception 2: If duty cycle is greater than PRx,
OCxR.
dsPIC30F4011/4012
the OCx pin will remain low.
the pin will remain high.
Output Compare Interrupts
DS70135E-page 83