FIDO1100PQF208IR1 Innovasic Semiconductor Inc., FIDO1100PQF208IR1 Datasheet - Page 52
![no-image](/images/no-image-200.jpg)
FIDO1100PQF208IR1
Manufacturer Part Number
FIDO1100PQF208IR1
Description
32-bit Real-time Communications Controller
Manufacturer
Innovasic Semiconductor Inc.
Datasheet
1.FIDO1100PQF208IR1.pdf
(81 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
FIDO1100PQF208IR1
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Flexible Input Deterministic Output (fido ® )
32-Bit Real-Time Communications Controller
The following multiplexed signals are tri-stated during reset and should be pulled high if being
used as chip selects or pulled low if being used as address lines (the fido1100 boots at address
0x00000000). If not being used, they can be pulled either high or low.
At Reset, the CS0_N signal defaults to low for external memory access, supporting the boot
sequence from address 0x00000000.
7.3
7.4
The fido1100 can operate in one of two modes: (1) Normal or driven clock source input or
(2) using an external crystal to set the operating frequency of the internal oscillator.
7.4.1 Normal or Driven Clock Source
System configuration—Drive external clock source into XTAL0 (see Figure 11). XTAL1 is left
unconnected. XTAL0 is effectively a Schmitt trigger input. Target frequency should have a
duty cycle of approximately 40% to 60%.
7.4.2 Using an External Crystal
Third overtone configuration is recommended for 24- to 66-MHz operation and fundamental
tone configuration is recommended for 1- to 24-MHz operation.
Note: VDDCLK and GNDCLK must be connected even when not using an
external crystal.
Note: Load capacitor and inductor values may be different based on crystal
used. Please consult with your crystal supplier for more information.
A27_CS7_N
A28_CS6_N
A29_CS5_N
A30_CS4_N
Clock Signals
Typical Clock Source Implementations
System Configuration (third overtone)—Crystal across XTAL0/XTAL1 (see Figure 12),
36 pF load caps to ground, 0.1-µF cap, and 0.33-µH inductor in series from XTAL1 to
ground.
System Configuration (fundamental tone)—Crystal across XTAL0/XTAL1 (see
Figure 13) and 20-pF load caps to ground.
®
UNCONTROLLED WHEN PRINTED OR COPIED
Page 52 of 81
IA211080807-06
November 20, 2009
http://www.Innovasic.com
Customer Support:
Data Sheet
1-888-824-4184