LTC2617 Linear Technology Corporation, LTC2617 Datasheet - Page 4

no-image

LTC2617

Manufacturer Part Number
LTC2617
Description
Ltc2617 - 14-bit Dual Rail-to-rail With I2c Interface
Manufacturer
Linear Technology Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC2617CDE
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2617CDE#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2617CDE-1
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2617CDE-1#PBF
Manufacturer:
Linear Technology
Quantity:
135
Part Number:
LTC2617CDE-1#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2617CDE-1/IDE-1
Manufacturer:
LT
Quantity:
241
Part Number:
LTC2617IDE
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2617IDE#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
LTC2607/LTC2617/LTC2627
temperature range, otherwise specifications are at T
V
SYMBOL PARAMETER
AC Performance
t
e
range, otherwise specifications are at T
Note 1: Absolute maximum ratings are those values beyond which the life of
a device may be impaired.
Note 2: Linearity and monotonicity are defined from code k
2
rounded to the nearest whole code. For V
and linearity is defined from code 256 to code 65,535.
Note 3: SDA, SCL and LDAC at 0V or V
Note 4: DC crosstalk is measured with V
measured DAC at midscale, unless otherwise noted.
Note 5: R
ELECTRICAL C
TI I G CHARACTERISTICS
SYMBOL
V
f
t
t
t
t
t
t
t
t
t
t
t
t
4
S
SCL
HD(STA)
LOW
HIGH
SU(STA)
HD(DAT)
SU(DAT)
r
f
SU(STO)
BUF
1
2
n
N
CC
OUT
– 1, where N is the resolution and k
W
= 2.7V to 5.5V
unloaded, unless otherwise noted.
L
U
= 2kΩ to GND or V
Settling Time (Note 7)
Settling Time for 1LSB Step
(Note 8)
Voltage Output Slew Rate
Capacitive Load Driving
Glitch Impulse
Multiplying Bandwidth
Output Voltage Noise Density
Output Voltage Noise
PARAMETER
SCL Clock Frequency
Hold Time (Repeated) Start Condition
Low Period of the SCL Clock Pin
High Period of the SCL Clock Pin
Set-Up Time for a Repeated Start Condition
Data Hold Time
Data Set-Up Time
Rise Time of Both SDA and SCL Signals
Fall Time of Both SDA and SCL Signals
Set-Up Time for Stop Condition
Bus Free Time Between a Stop and Start Condition
Falling Edge of 9th Clock of the 3rd Input Byte
to LDAC High or Low Transition
LDAC Low Pulse Width
CC
HARA TERISTICS
.
L
CC
is given by k
CC
REF
, CA0, CA1 and CA2 Floating.
C
= 5V and V
= 4.096V and N = 16, k
CONDITIONS
±0.024% (±1LSB at 12 Bits)
±0.006% (±1LSB at 14 Bits)
±0.0015% (±1LSB at 16 Bits)
±0.024% (±1LSB at 12 Bits)
±0.006% (±1LSB at 14 Bits)
±0.0015% (±1LSB at 16 Bits)
At Midscale Transition
At f = 1kHz
At f = 10kHz
0.1Hz to 10Hz
A
= 25°C. (See Figure 1) (Notes 10, 11)
L
= 0.016(2
REF
= 4.096V, with the
L
to code
The
A
N
= 25°C. REF = 4.096V (V
/V
REF
L
CONDITIONS
(Note 9)
(Note 9)
denotes specifications which apply over the full operating temperature
= 256
The
),
denotes specifications which apply over the full operating
LTC2627/LTC2627-1 LTC2617/LTC2617-1 LTC2607/LTC2607-1
MIN
Note 6: Inferred from measurement at code k
Note 7: V
3/4 scale to 1/4 scale. Load is 2k in parallel with 200pF to GND.
Note 8: V
and half scale – 1. Load is 2k in parallel with 200pF to GND.
Note 9: C
Note 10: All values refer to V
Note 11: These specifications apply to LTC2607/LTC2607-1,
LTC2617/LTC2617-1, LTC2627/LTC2627-1.
Note 12: Guaranteed by design and not production tested.
1000
TYP MAX
180
120
100
2.7
0.8
12
15
7
CC
CC
B
CC
= capacitance of one bus line in pF.
= 5V, V
= 5V, V
= 5V), REF = 2.048V (V
REF
REF
MIN
= 4.096V. DAC is stepped 1/4 scale to 3/4 scale and
= 4.096V. DAC is stepped ±1LSB between half scale
IH(MIN)
1000
TYP MAX
180
120
100
2.7
4.8
0.8
12
15
7
9
20 + 0.1C
20 + 0.1C
MIN
100
400
and V
0.6
1.3
0.6
0.6
0.6
1.3
20
0
0
CC
IL(MAX)
B
B
= 2.7V), REFLO = 0V,
L
MIN
(Note 2) and at full scale.
TYP
levels.
1000
TYP MAX
180
120
100
2.7
4.8
5.2
0.8
10
12
15
7
9
MAX
400
300
300
0.9
26071727f
nV/√Hz
nV/√Hz
UNITS
UNITS
nV • s
µV
V/µs
kHz
kHz
P-P
µs
µs
µs
µs
µs
µs
pF
µs
µs
µs
µs
µs
ns
ns
ns
µs
µs
ns
ns

Related parts for LTC2617