L64777 LSI Logic Corporation, L64777 Datasheet - Page 30
L64777
Manufacturer Part Number
L64777
Description
DVB Qam Modulator
Manufacturer
LSI Logic Corporation
Datasheet
1.L64777.pdf
(124 pages)
- Current page: 30 of 124
- Download datasheet (989Kb)
2.5 FIFO Clock Conversion
2-16
The L64777 uses a dual-ported RAM to implement the circular buffer
FIFO function. The circular buffer has a write pointer driven by ICLK and
a read pointer driven by the Symbol clock, OCLK/4. The device does not
prevent collisions of the pointers; rather, the PLL-VCO follow-up time and
proper initial setup of the pointer distance must guarantee this.
For FIFO initialization, the L64777 loads a user-programmable pointer
distance of 0 to 127 cycles (the FIFO delay value of Register 2 in
Group 2) into the read address pointer (after each microprocessor delay
register access) and sets the write address pointer to zero (see
Figure 2.9). After this initialization, both pointers run free, and the OCLK
to ICLK frequency relationship determines how the read and write
pointers advance.
To allow outside watching of the asynchronous pointers, an alarm
comparator indicates when both pointers are equal. Because both
counters are Gray Code counters (in which changes occur only in one
bit) the spikes and glitches of the asynchronous signals are minimized.
When specifying the microprocessor download value for the read pointer
initialization, you must use Gray Code. The write pointer also is Gray
Code counter-driven; it initializes to zero when the read counter is
loaded.
Figure 2.9
Properly programmed delay values in Gray Code guarantee that the read
pointer is directly opposite the write pointer most of the time; this
increases system immunity against PLL frequency swings, which might
occur during the phases of an unstable input signal. Smaller distances
also can reduce system delay.
Modulator Architecture
Read Pointer
FIFO Pointer Concept
128 Words
Circular
Buffer
Zero
Related parts for L64777
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Mpeg-2 Audio/video Decoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation