L64777 LSI Logic Corporation, L64777 Datasheet - Page 69
L64777
Manufacturer Part Number
L64777
Description
DVB Qam Modulator
Manufacturer
LSI Logic Corporation
Datasheet
1.L64777.pdf
(124 pages)
- Current page: 69 of 124
- Download datasheet (989Kb)
4.1.7 Register 6
AUTORESET
7
PLL_INV
6
AUTORESET Automatic Reset Setting
PLL_INV
IRAM_OFF
FIFO_OFF
DIFF_OFF
Group 2 General-Purpose Registers
IRAM_OFF
Note:
5
This mode requires ICLK to be exactly the same signal as
OCLK. You must connect these pins to each other.
When this bit is 1, the L64777 loads the FIFO address
counters with the initial values in register 2 after the
detection of a FIFO alarm (pointer collision). When this
bit is 0, the FIFO address counters remain unchanged
after a pointer collision until an external microcontroller
intervenes. The reset value is 1.
Phase Detector Setting
When this bit is 1, the L64777 exchanges the reference
and feedback inputs of the frequency and phase detector.
When this bit is 0, no exchange takes place. The reset
value is 0.
Interleaver RAM Off
When this bit is 1, the L64777 switches the interleaver
RAM off after reset and initializes the RAM with 0 values
(not with the incoming data stream). The interleaver RAM
resumes normal operation as soon as the first sequence
start from the SSTARTIN pin (pin 90) comes in the data
stream. This setting is useful for getting a well-defined
chip output sequence. When this bit is 0, the L64777
uses the interleaver RAM in DVB-compliant mode on the
input data stream. The reset value is 1.
FIFO Off
When this bit is 1, the L64777 switches the FIFO input
stage off and clocks the input data stream through three
internal registers from the ICLK to the OCLK domain.
When this bit is 0, the L64777 uses normal FIFO
processing and delay. The reset value is 0.
Differential Encoding Off
When this bit is 1, the L64777 switches the differential
encoding off. When this bit is 0, the L64777 encodes
according to the DVB standard. The reset value is 0.
FIFO_OFF
4
DIFF_OFF
3
MAP_OFF
2
AMPL
1
RES
R/W 7
R/W 6
R/W 5
R/W 4
R/W 3
0
4-7
Related parts for L64777
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Mpeg-2 Audio/video Decoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation