ATA6602 ATMEL Corporation, ATA6602 Datasheet - Page 225

no-image

ATA6602

Manufacturer Part Number
ATA6602
Description
LIN and Microcontroller System-In-Package: LIN Transceiver, integrated 5V/50 mA voltage regulator, window watchdog and automotive AVR ATmega88 (8 kBytes Flash); green QFN48 package.
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATA6602-PLQW
Manufacturer:
ATMEL
Quantity:
1 727
Part Number:
ATA6602-PLQW
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATA6602NPLQW
Manufacturer:
ATMEL
Quantity:
7 234
4.18.6.4
4921C–AUTO–01/07
USART MSPIM Control and Status Register n C - UCSRnC
Table 4-85.
The function and bit description of the baud rate registers in MSPI mode is identical to normal
USART operation (see
UMSELn1
0
0
1
1
• Bit 7:6 - UMSELn1:0: USART Mode Select
• Bit 5:3 - Reserved Bits in MSPI mode
• Bit 2 - UDORDn: Data Order
• Bit 1 - UCPHAn: Clock Phase
• Bit 0 - UCPOLn: Clock Polarity
Read/Write
Initial Value
These bits select the mode of operation of the USART as shown in
Control and Status Register n C – UCSRnC” on page 212
USART operation. The MSPIM is enabled when both UMSELn bits are set to one. The
UDORDn, UCPHAn, and UCPOLn can be set in the same write operation where the MSPIM
is enabled.
When in MSPI mode, these bits are reserved for future use. For compatibility with future
devices, these bits must be written to zero when UCSRnC is written.
When set to one the LSB of the data word is transmitted first. When set to zero the MSB of
the data word is transmitted first. Refer to the section
details.
The UCPHAn bit setting determine if data is sampled on the leasing edge (first) or tailing
(last) edge of XCKn. Refer to the section
details.
The UCPOLn bit sets the polarity of the XCKn clock. The combination of the UCPOLn and
UCPHAn bit settings determine the timing of the data transfer. Refer to the section
Modes and Timing” on page 218
USART MSPIM Baud Rate Registers - UBRRnL and UBRRnH
Bit
UMSELn1
UMSELn Bits Settings
R/W
7
0
“USART Baud Rate Registers – UBRRnL and UBRRnH” on page
1
0
1
UMSELn0
0
UMSELn0
R/W
6
0
for details.
R
5
0
-
R
4
0
-
“SPI Data Modes and Timing” on page 218
Mode
Asynchronous USART
(Reserved)
Master SPI (MSPIM)
Synchronous USART
R
3
0
-
UDORDn
R/W
ATA6602/ATA6603
2
1
“Frame Formats” on page 195
for full description of the normal
UCPHAn
R/W
1
1
Table
4-85. See
UCPOLn
R/W
0
0
“SPI Data
UCSRnC
“USART
214).
225
for
for

Related parts for ATA6602