AT94K05AL ATMEL Corporation, AT94K05AL Datasheet - Page 81
AT94K05AL
Manufacturer Part Number
AT94K05AL
Description
Fpslic Devices Combine 5K Gates of Atmel's Patented AT40K Fpga Architecture, a 20 Mips Avr 8-bit Risc Microprocessor Core, Numerous Fixed Microcontroller Peripheries And up to 36K Bytes of Program And Data SRAM.
Manufacturer
ATMEL Corporation
Datasheet
1.AT94K05AL.pdf
(192 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 81 of 192
- Download datasheet (2Mb)
FPSLIC
Boundary-scan Order
Rev. 1138F–FPSLI–06/02
Scanning an oscillator output gives unpredictable results as there is a frequency drift between
the internal oscillator and the JTAG TCK clock.
The clock configuration is programmed in the SCR. As an SCR bit is not changed run-time, the
clock configuration is considered fixed for a given application. The user is advised to scan the
same clock option as to be used in the final system. The enable signals are supported in the
scan chain because the system logic can disable clock options in sleep modes, thereby dis-
connecting the oscillator pins from the scan path if not provided.
The XTAL or TOSC “Clock In” Scan chain bit will always capture “1” if the oscillator is disabled
(“Enable Clock” bit is active Low).
Table 19 shows the Scan order between TDI and TDO when the Boundary-Scan chain is
selected as data path. Bit 0 is the LSB; the first bit scanned in, and the first bit scanned out. In
Figure 43, “Data Out/In – PXn” corresponds to FF0, “Enable Output – PXn” corresponds to
FF1, and “Pull-up – PXn” corresponds to FF2.
Table 19. AVR I/O Boundary Scan – JTAG Instructions $0/$2
I/O Ports
PORTE
Enable Output - PE7
Enable Output - PE6
Enable Output - PE5
Enable Output - PE4
Enable Output - PE3
Enable Output - PE2
Enable Output - PE1
Enable Output - PE0
AT94K Series FPSLIC
Data Out/In - PE7
Data Out/In - PE6
Data Out/In - PE5
Data Out/In - PE4
Data Out/In - PE3
Data Out/In - PE2
Data Out/In - PE1
Data Out/In - PE0
Pull-up - PE7
Pull-up - PE6
Pull-up - PE5
Pull-up - PE4
Pull-up - PE3
Pull-up - PE2
Pull-up - PE1
Pull-up - PE0
Description
Bit
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
<- TDI
81
Related parts for AT94K05AL
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
5K - 40K Gates of At40k FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: