LPC47M112 SMSC Corporation, LPC47M112 Datasheet - Page 193

no-image

LPC47M112

Manufacturer Part Number
LPC47M112
Description
ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
Manufacturer
SMSC Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC47M112-MC
Manufacturer:
SMSC
Quantity:
2 592
Part Number:
LPC47M112-MC
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LPC47M112-MW
Manufacturer:
SMSC
Quantity:
2 014
Part Number:
LPC47M112-MW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LPC47M112-MW
Manufacturer:
SMSC
Quantity:
20 000
Enhanced Super I/O Controller with LPC Interface
Datasheet
Output Drivers
To facilitate higher performance data transfer, the use of balanced CMOS active drivers for critical signals (Data,
HostAck, HostClk, PeriphAck, PeriphClk) are used in ECP Mode. Because the use of active drivers can present
compatibility problems in Compatible Mode (the control signals, by tradition, are specified as open-collector), the
drivers are dynamically changed from open-collector to totem-pole. The timing for the dynamic driver change is
specified in then IEEE 1284 Extended Capabilities Port Protocol and ISA Interface Standard, Rev. 1.14, July 14,
1993, available from Microsoft. The dynamic driver change must be implemented properly to prevent glitching the
outputs.
Note 1: The data is held until BUSY goes inactive or for time t3, whichever is longer. This only applies if another data
SMSC DS – LPC47M112
NAME
nSTROBE
transfer is pending. If no other data transfer is pending, the data is held indefinitely.
t1
t2
t3
t4
t5
t6
PD<7:0>
BUSY
PDATA Valid to nSTROBE Active
nSTROBE Active Pulse Width
PDATA Hold from nSTROBE Inactive (Note 1)
nSTROBE Active to BUSY Active
BUSY Inactive to nSTROBE Active
BUSY Inactive to PDATA Invalid (Note 1)
FIGURE 22 - PARALLEL PORT FIFO TIMING
DESCRIPTION
t1
Page 193
t4
t2
MIN
600
600
450
680
80
t3
TYP
t6
t5
MAX
500
UNITS
ns
ns
ns
ns
ns
ns
Rev. 02/02/2005

Related parts for LPC47M112