XC2VPX70 Xilinx, XC2VPX70 Datasheet - Page 10

• Manufacturer Part Number: XC2VPX70
• Description: (XC2VPxxx) Platform Flash In-System Programmable Configuration PROMS
• Manufacturer: Xilinx

PROM to FPGA Configuration Mode and Connections Summary
The FPGA's I/O, logical functions, and internal
interconnections are established by the configuration data
contained in the FPGA’s bitstream. The bitstream is loaded
into the FPGA either automatically upon power up, or on
command, depending on the state of the FPGA's mode
pins. Xilinx Platform Flash PROMs are designed to
download directly to the FPGA configuration interface.
FPGA configuration modes which are supported by the
XCFxxS Platform Flash PROMs include: Master Serial and
Slave Serial. FPGA configuration modes which are
supported by the XCFxxP Platform Flash PROMs include:
Master Serial, Slave Serial, Master SelectMAP, and Slave
SelectMAP. Below is a short summary of the supported
FPGA configuration modes. See the respective FPGA data
sheet for device configuration details, including which
configuration modes are supported by the targeted FPGA
device.
DS123 (v2.9) May 09, 2006
R
4 Design Revisions
4 Design Revisions
(16 Mbits)
(16 Mbits)
(16 Mbits)
(16 Mbits)
(8 Mbits)
(8 Mbits)
(8 Mbits)
(8 Mbits)
PROM 0
PROM 0
PROM 1
REV 0
REV 1
REV 2
REV 3
REV 0
REV 1
REV 2
REV 3
(b) Design Revision storage examples spanning two XCF32P PROMs
(a) Design Revision storage examples for a single XCF32P PROM
Figure 5: Design Revision Storage Examples
3 Design Revisions
3 Design Revisions
(16 Mbits)
(16 Mbits)
(16 Mbits)
(32 Mbits)
(8 Mbits)
(8 Mbits)
PROM 0
PROM 0
PROM 1
REV 0
REV 1
REV 2
REV 0
REV 1
REV 2
www.xilinx.com
Platform Flash In-System Programmable Configuration PROMS
(16 Mbits)
(16 Mbits)
(32 Mbits)
(32 Mbits)
PROM 0
PROM 0
PROM 1
REV 0
REV 1
REV 0
REV 1
2 Design Revisions
2 Design Revisions
FPGA Master Serial Mode
In Master Serial mode, the FPGA automatically loads the
configuration bitstream in bit-serial form from external
memory synchronized by the configuration clock (CCLK)
generated by the FPGA. Upon power-up or reconfiguration,
the FPGA's mode select pins are used to select the Master
Serial configuration mode. Master Serial Mode provides a
simple configuration interface. Only a serial data line, a
clock line, and two control lines (INIT and DONE) are
required to configure an FPGA. Data from the PROM is
read out sequentially on a single data line (DIN), accessed
via the PROM's internal address counter which is
incremented on every valid rising edge of CCLK. The serial
bitstream data must be set up at the FPGA’s DIN input pin a
short time before each rising edge of the FPGA's internally
generated CCLK signal.
Typically, a wide range of frequencies can be selected for
the FPGA’s internally generated CCLK which always starts
(24 Mbits)
(16 Mbits)
(16 Mbits)
(32 Mbits)
(8 Mbits)
PROM 0
PROM 0
PROM 1
REV 0
REV 1
REV 0
REV 1
REV 1
1 Design Revision
1 Design Revision
ds123_20_102103
(32 Mbits)
(32 Mbits)
(32 Mbits)
PROM 0
PROM 0
PROM 1
REV 0
REV 0
REV 0
10