XC2VPX70 Xilinx, XC2VPX70 Datasheet - Page 4

• Manufacturer Part Number: XC2VPX70
• Description: (XC2VPxxx) Platform Flash In-System Programmable Configuration PROMS
• Manufacturer: Xilinx

Table 2: Xilinx FPGAs and Compatible Platform Flash
PROMs (Continued)
Table 3: Platform Flash PROM Capacity
DS123 (v2.9) May 09, 2006
Notes:
1.
2.
3.
XC3S1200E
XC3S1600E
Spartan-3L
XC3S1000L
XC3S1500L
XC3S5000L
Spartan-3
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
Spartan-IIE
XC2S50E
XC2S100E
XC2S150E
XC2S200E
XC2S300E
XC2S400E
XC2S600E
Spartan-II
XC2S15
XC2S30
XC2S50
XC2S100
XC2S150
XC2S200
XCF01S
XCF02S
XCF04S
Flash PROM
Platform
If design revisioning or other advanced feature support is
required, the XCFxxP can be used as an alternative to the
XCF01S, XCF02S, or XCF04S.
Assumes compression used.
The largest possible Virtex-II bitstream sizes are specified. Refer
to the Virtex-II User Guide for information on bitgen options
which affect bitstream size.
FPGA
R
Configuration
Configuration
Bitstream
Bits
1,048,576 XCF08P
2,097,152 XCF16P
4,194,304 XCF32P
13,271,936
11,316,864
13,271,936
3,832,320
5,957,760
3,223,488
5,214,784
1,047,616
1,699,136
3,223,488
5,214,784
7,673,024
1,134,496
1,442,016
1,875,648
2,693,440
3,961,632
1,040,096
1,335,840
439,264
630,048
863,840
197,696
336,768
559,200
781,216
Flash PROM
Platform
Platform Flash PROM
XCF04S
XCF08P
XCF04S
XCF08P
XCF16P
XCF01S
XCF01S
XCF02S
XCF04S
XCF08P
XCF08P
XCF16P
XCF16P
XCF01S
XCF01S
XCF02S
XCF02S
XCF02S
XCF04S
XCF04S
XCF01S
XCF01S
XCF01S
XCF01S
XCF01S
XCF02S
Configuration
16,777,216
33,554,432
Bits
8,388,608
www.xilinx.com
Platform Flash In-System Programmable Configuration PROMS
(1)
Programming
In-System Programming
In-System Programmable PROMs can be programmed
individually, or two or more can be daisy-chained together
and programmed in-system via the standard 4-pin JTAG
protocol as shown in
offers quick and efficient design iterations and eliminates
unnecessary package handling or socketing of devices. The
programming data sequence is delivered to the device
using either Xilinx iMPACT software and a Xilinx download
cable, a third-party JTAG development system, a
JTAG-compatible board tester, or a simple microprocessor
interface that emulates the JTAG instruction sequence. The
iMPACT software also outputs serial vector format (SVF)
files for use with any tools that accept SVF format, including
automatic test equipment. During in-system programming,
the CEO output is driven High. All other outputs are held in
a high-impedance state or held at clamp levels during
in-system programming. In-system programming is fully
supported across the recommended operating voltage and
temperature ranges.
OE/RESET
The 1/2/4 Mbit XCFxxS Platform Flash PROMs in-system
programming algorithm results in issuance of an internal
device reset that causes OE/RESET to pulse Low.
External Programming
Xilinx reprogrammable PROMs can also be programmed by
the Xilinx MultiPRO Desktop Tool or a third-party device
programmer. This provides the added flexibility of using
pre-programmed devices with an in-system programmable
option for future enhancements and design changes.
Figure 3: JTAG In-System Programming Operation
(b) Program Using Download Cable
(a)
(a) Solder Device to PCB
Figure
3. In-system programming
(b)
DS026_02_082703
4