DSP101 Burr-Brown Corporation, DSP101 Datasheet - Page 14

no-image

DSP101

Manufacturer Part Number
DSP101
Description
DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS
Manufacturer
Burr-Brown Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP101JP
Manufacturer:
Honeywell
Quantity:
1
Part Number:
DSP101JP
Manufacturer:
BB/TI
Quantity:
106
Part Number:
DSP101KP
Manufacturer:
BB/TI
Quantity:
135
Optimal dynamic performance is achieved by soldering the
parts directly into boards, to keep the A/Ds as close as
possible to ground. The use of sockets will often degrade AC
performance. Zero-Insertion-Force sockets are particularly
poor because longer lead lengths create inductance.
Short traces on the board, and bypass capacitors as close as
possible to the A/D, will further improve dynamic perfor-
mance.
GROUNDS
To achieve the maximum performance from the DSP101 or
DSP102, care should be taken to minimize the effect of
changes in current flowing in the system grounds, particu-
larly while bit decisions are being made in the successive
approximation converter’s comparator. Pin 28 (AGND) on
both the DSP101 and the DSP102 is the most critical, and
care should be taken to make this pin as close as possible to
the same potential as the system analog ground.
Whenever possible, it is strongly recommended that separate
analog and digital ground planes be used. With an LSB level
of 84 V at the 16-bit level, and one-quarter of that at the
18-bit level, the currents switched in a typical DSP system
can easily corrupt the accuracy of the A/Ds unless great care
is taken to analyze and design for current flows.
FIGURE 9. Driving a 16-bit Parallel Port from the DSP101.
®
DSP101/102
+5V
+5V
+5V
+5V
NOTE: (1) Substituting
74HC595s provides three
state outputs, with pin 13 (OE)
used to enable the parallel
data lines.
DSP101
15
SYNC
1
2
9
1
2
9
SOUT
XCLK
SSF
D1
D2
CLR
D1
D2
CLR
74HC164
74HC164
20
12
16
CLK
CLK
Q7
Q7
8
13
8
13
TTL Bit
Clock
RD
HC04
+5V
+5V
14
+5V
+5V
POWER SUPPLY DECOUPLING
All of the supplies should be decoupled to the appropriate
grounds using tantalum capacitors in parallel with ceramic
capacitors, as shown in Figure 6. For optimum performance
of any high resolution A/D, all of the supplies should be as
clean as possible. If separate digital and analog supplies are
available in a system, care should be taken to insure that the
difference between the analog and the digital supplies is not
more than 0.5V for more than a few hundred milliseconds,
as may occur at power-on.
INPUT SIGNAL CONDITIONING
To avoid introducing distortion, the DSP101 and DSP102
analog inputs must be driven by a source with low imped-
ance over the input bandwidth needed in the application. Op
amps such as the NE5532 or Burr-Brown’s OPA2604 work
well over audio bandwidths. Figure 7 shows an appropriate
input driver circuit. The 150 and 220pF shown on the input
help reduce the dynamic load on the input signal condition-
ing amp in front of the A/D, since all switched capacitor
array architectures exhibit fast changes in input current load
as the input sampling switch is opened and closed. These
dynamic changes in the load can affect any signal condition-
ing circuit at the input. Other R and C combinations can be
14
10
13
11
14
10
13
11
12
10
13
9
3
2
4
1
Serial Data
SR CLR
R CLR
SR CLK
QH
Serial Data
SR CLR
R CLR
CLK1
SR CLK
D1
S1
R1
D2
S2
R2
74HC594
74HC594
74HC74
CLK2
(1)
(1)
RCK
RCK
Q2
QA
QH
QA
QH
Q1
15
1
2
3
4
5
6
7
12
15
1
2
3
4
5
6
7
12
5
11
9
D15 (LSB)
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0 (MSB)
Data Valid Signal

Related parts for DSP101