UPD78323 NEC, UPD78323 Datasheet - Page 16

• Manufacturer Part Number: UPD78323
• Description: 16/8-BIT SINGLE-CHIP MICROCONTROLLER
• Manufacturer: NEC

16
2. CPU ARCHITECTURE
2.1
is implemented in the area from FE00H to FFFFH (main RAM and special function register area), program fetches can also
be performed on this area. In this case, a program fetch is performed on the external memory, not on the main RAM or special
function registers.
(1)
break instruction are stored in the 0000H to 003FH 64-byte area. Generation of an interrupt request sets the even address
content of each table in the lower 8 bits of the program counter (PC) and the odd address content in the higher 8 bits.
vector table in place of 0002H to 003FH.
In the PD78324 a maximum of 64K bytes of memory can be addressed (see Figure 2-1).
Program fetches can be performed within the area from 0000H to FDFFH. However, when external memory expansion
Interrupt request from the peripheral hardware, reset input, external interrupt request and interrupt branch address by
If bit 1 (TPF) of CPU control word (CCW) is set to 1, the 8002H to 803FH external memory area is used as an interrupt
Vector table area
MEMORY SPACE
Interrupt Source
RESET
NMI
WDT
TMF0
EXF0
EXF1
EXF2
EXF3
EXF4/CCFX0
EXF5/CCFX1
EXF6/TI
CMF00
CMF01
CMF02
CMF03
CMF10
CMF11
SRF
STF
CSIIF
ADF
Operation code trap ...................................................................
BRK
(RESET pin input) ...........................................
(NMI pin input) ................................................
(Watchdog timer) ............................................
(Realtime pulse unit) .......................................
(INTP0 pin input) .............................................
(INTP1 pin input) .............................................
(INTP2 pin input) .............................................
(INTP3 pin input) .............................................
(INTP4 pin input/realtime pulse unit) .............
(INTP5 pin input/realtime pulse unit) .............
(INTP6/TI pin input) ........................................
(Realtime pulse unit) .......................................
(Realtime pulse unit) .......................................
(Realtime pulse unit) .......................................
(Realtime pulse unit) .......................................
(Realtime pulse unit) .......................................
(Realtime pulse unit) .......................................
(Serial receive complete) ................................
(Serial send complete) ....................................
(Clock synchronous serial interface) ..............
(A/D converter) ................................................
(Break instruction) ...........................................
Vector Table Address
0000H
0002H
0004H
0006H
0008H
000AH
000CH
000EH
0010H
0012H
0014H
0016H
0018H
001AH
001CH
001EH
0020H
0024H
0026H
0028H
002AH
003CH
003EH
PD78323, 78324