CY28437 SpectraLinear, CY28437 Datasheet - Page 7

no-image

CY28437

Manufacturer Part Number
CY28437
Description
Clock Generator
Manufacturer
SpectraLinear
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY284370XC
Manufacturer:
CY
Quantity:
109
Part Number:
CY284370XC
Manufacturer:
CY
Quantity:
222
Part Number:
CY28437ZXC
Manufacturer:
CY
Quantity:
33
Rev 1.0, November 20, 2006
Byte 5: Control Register 5
Byte 6: Control Register 6
Byte 7: Vendor ID
Bit
Bit
Bit
1
7
6
5
4
3
2
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
@Pup
@Pup
@Pup
HW
HW
HW
HW
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
1
1
0
0
0
PCI, PCIF and SRC clock
outputs except those set
Revision Code Bit 3
Revision Code Bit 2
Revision Code Bit 1
Revision Code Bit 0
Vendor ID Bit 3
Vendor ID Bit 2
Vendor ID Bit 1
Vendor ID Bit 0
to free running
TEST_MODE
RESERVED
RESERVED
RESERVED
RESERVED
TEST_SEL
CPU[T/C]1
CPU[T/C]0
SRC[7:0]
Name
Name
FS_D
REF0
FS_C
Name
FS_B
FS_A
SRC
Test Clock Mode Entry Control
SRC Stop Drive Mode
0 = Driven when PCI_STP# asserted,1 = Tri-state when PCI_STP#
asserted
RESERVED, Set = 0
RESERVED, Set = 0
RESERVED, Set = 0
SRC PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
RESERVED, Set = 0
CPU[T/C]1 PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
CPU[T/C]0 PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
REF/N or Tri-state Select
0 = Tri-state, 1 = REF/N Clock
0 = Normal operation, 1 = REF/N or Tri-state mode,
FS_D reflects the value of the FS_D pin sampled on power-up.
0 = FS_D was LOW during VTT_PWRGD# assertion
REF Output Drive Strength
0 = High, 1 = Low
SW PCI_STP# Function
0=SW PCI_STP assert, 1= SW PCI_STP deassert
When this bit is set to 0, all STOPPABLE PCI, PCIF and SRC outputs will
be stopped in a synchronous manner with no short pulses.
When this bit is set to 1, all STOPPED PCI, PCIF and SRC outputs will
resume in a synchronous manner with no short pulses.
FS_C Reflects the value of the FS_C pin sampled on power-up
0 = FS_C was low during VTT_PWRGD# assertion
FS_B Reflects the value of the FS_B pin sampled on power-up
0 = FS_B was low during VTT_PWRGD# assertion
FS_A Reflects the value of the FS_A pin sampled on power-up
0 = FS_A was low during VTT_PWRGD# assertion
Revision Code Bit 3
Revision Code Bit 2
Revision Code Bit 1
Revision Code Bit 0
Vendor ID Bit 3
Vendor ID Bit 2
Vendor ID Bit 1
Vendor ID Bit 0
Description
Description
Description
www.DataSheet4U.com
CY28437
Page 7 of 22

Related parts for CY28437