CY7C4275-10ASC Cypress Semiconductor Corp, CY7C4275-10ASC Datasheet - Page 12

IC DEEP SYN FIFO 32KX18 64LQFP

CY7C4275-10ASC

Manufacturer Part Number
CY7C4275-10ASC
Description
IC DEEP SYN FIFO 32KX18 64LQFP
Manufacturer
Cypress Semiconductor Corp
Series
CY7Cr
Datasheet

Specifications of CY7C4275-10ASC

Function
Synchronous
Memory Size
576K (32K x 18)
Data Rate
100MHz
Access Time
8ns
Voltage - Supply
3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1239

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C4275-10ASC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Switching Waveforms
Document #: 38-06008 Rev. *A
Programmable Almost Full Flag Timing (applies only in SMODE (SMODE is LOW))
Write Programmable Registers
Notes:
28. If a write is performed on this rising edge of the write clock, there will be Full
29. PAF offset = m.
30. t
D
WCLK
WCLK
rising edge of WCLK is less than t
0
SKEW3
RCLK
WEN
WEN
–D
REN
PAF
LD
17
is the minimum time between a rising RCLK and a rising WCLK edge for PAF to change state during that clock cycle. If the time between the edge of RCLK and the
t
t
CLKH
CLKH
(continued)
FULL– M + 1 WORDS
SKEW3
t
CLK
, then PAF may not change state until the next WCLK rising edge.
t
t
ENS
ENS
t
DS
IN FIFO
PAE OFFSET
t
ENS
t
ENH
t
t
CLKL
CLKL
t
ENH
t
DH
Note 28
Note 29
PAF OFFSET
(m 1) words of the FIFO when PAF goes LOW.
t
PAF
t
ENS
t
SKEW3
FULL– M WORDS
IN FIFO
t
[30]
ENS
PAE OFFSET
D
0
[26]
– D
t
ENH
11
t
PAF synch
CY7C4275
CY7C4285
Page 12 of 21
4275–16
4275–17

Related parts for CY7C4275-10ASC