CY7C4275-10ASC Cypress Semiconductor Corp, CY7C4275-10ASC Datasheet - Page 18

• Manufacturer Part Number: CY7C4275-10ASC
• Description: IC DEEP SYN FIFO 32KX18 64LQFP
• Manufacturer: Cypress Semiconductor Corp
• Series: CY7Cr

Specifications of CY7C4275-10ASC

• Function: Synchronous
• Memory Size: 576K (32K x 18)
• Data Rate: 100MHz
• Access Time: 8ns
• Voltage - Supply: 3.3V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 428-1239

Depth Expansion Configuration
(with Programmable Flags)
The CY7C4275/85 can easily be adapted to applications re-
quiring more than 32,768/65,536 words of buffering. Figure 2
shows Depth Expansion using three CY7C42X5s. Maximum depth
is limited only by signal loading. Follow these steps:
Document #: 38-06008 Rev. *A
1. The first device must be designated by grounding the First
2. All other devices must have FL in the HIGH state.
DATAIN (D)
Load (FL) control input.
LOAD (LD)
FF
PAF
Figure 2. Block Diagram of 32Kx18/64Kx18 Synchronous FIFO Memory
WRITECLOCK (WCLK)
WRITEENABLE (WEN)
RESET (RS)
with Programmable Flags used in Depth Expansion Configuration
FIRST LOAD (FL)
V
V
CC
CC
FF
PAF
FF
PAF
FF
PAF
FL
FL
WXO RXO
WXO RXO
WXO RXO
7C4275
7C4285
WXI RXI
7C4275
7C4285
WXI RXI
7C4275
7C4285
WXI RXI
3. The Write Expansion Out (WXO) pin of each device must be
4. The Read Expansion Out (RXO) pin of each device must be
5. All Load (LD) pins are tied together.
6. The Half-Full Flag (HF) is not available in the Depth Expansion
7. EF, FF, PAE, and PAF are created with composite flags by
PAE
PAE
PAE
EF
EF
EF
tied to the Write Expansion In (WXI) pin of the next device.
tied to the Read Expansion In (RXI) pin of the next device.
Configuration.
ORing together these respective flags for monitoring. The
composite PAE and PAF flags are not precise.
READ CLOCK (RCLK)
READ ENABLE (REN)
OUTPUTENABLE (OE)
4275–25
PAE
EF
DATA OUT (Q)
CY7C4275
CY7C4285
Page 18 of 21