RM5261-200-QI PMC-Sierra Inc, RM5261-200-QI Datasheet - Page 9

• Manufacturer Part Number: RM5261-200-QI
• Description: RM5261 Microprocessor with 64-Bit System Bus Data Sheet Released
• Manufacturer: PMC-Sierra Inc

Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002241, Issue 1
1
Features
•
•
•
•
•
•
•
•
•
Dual Issue superscalar microprocessor
High-performance system interface
Integrated on-chip caches
Integrated memory management unit
High-performance floating-point unit: up to 530 MFLOPS
MIPS IV instruction set
Embedded application enhancements
Fully static 0.25 micron CMOS design with power down logic
208-pin PQFP package
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
200, 250, 266 MHz operating frequencies
320 Dhrystone 2.1 MIPS
64-bit multiplexed system address/data bus for optimum price/performance
High-performance write protocols maximize uncached write bandwidth
Processor clock multipliers 2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9
IEEE 1149.1 JTAG boundary scan
32KB instruction and 32KB data — 2 way set associative
Virtually indexed, physically tagged
Write-back and write-through on a per page basis
Pipeline restart on first doubleword for data cache misses
Fully associative joint TLB (shared by I and D translations)
48 dual entries map 96 pages
Variable page size (4 KB to 16 MB in 4x increments)
Single cycle repeat rate for common single-precision operations and some double-pre-
cision operations
Two cycle repeat rate for double-precision multiply and double precision combined
multiply-add operations
Single cycle repeat rate for single-precision combined multiply-add operation
Floating point multiply-add instruction increases performance in signal processing
and graphics applications
Conditional moves to reduce branch frequency
Index address modes (register + register)
Specialized DSP integer Multiply-Accumulate instructions and 3-operand multiply
instruction
I and D cache locking by set
Optional dedicated exception vector for interrupts
Standby reduced power mode with WAIT instruction
2.5 V core with 3.3 V IOs
RM5261™ Microprocessor with 64-Bit System Bus Data Sheet
Released
9