upd70208h Renesas Electronics Corporation., upd70208h Datasheet - Page 24

no-image

upd70208h

Manufacturer Part Number
upd70208h
Description
V40hltm, V50hltm 16/8, 16-bit Microprocessor
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
upd70208hGF-10-3B9
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hGF-16
Quantity:
5 510
Part Number:
upd70208hGF-16
Manufacturer:
CY
Quantity:
5 510
Part Number:
upd70208hGF-16
Manufacturer:
NEC
Quantity:
1 000
Company:
Part Number:
upd70208hGF-16
Quantity:
900
Part Number:
upd70208hGF-16-3B9
Manufacturer:
NEC
Quantity:
1 000
Part Number:
upd70208hGF-16-3B9
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hGF-20
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hGF-20-3B9
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hGK-20-9EU-A
Manufacturer:
WOLFSON
Quantity:
1 140
Part Number:
upd70208hLP-10
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hLP-12
Manufacturer:
SAM
Quantity:
2 000
Part Number:
upd70208hLP-16
Manufacturer:
NEC
Quantity:
1 000
Part Number:
upd70208hLP-20
Manufacturer:
CYPRESSRESS
Quantity:
2 000
24
4. CG (CLOCK GENERATOR)
and X2 pins, supplies it as the CPU operating clock and outputs it externally as the CLKOUT pin output.
system I/O area register.
5. BIU (BUS INTERFACE UNIT)
unit) and REFU (refresh control unit).
generator (CG). In addition to being supplied to the inside of the V40HL and V50HL, the synchronized reset signal is also
output externally from the RESOUT pin. The synchronized READY signal is supplied to the internal CPU, DMAU and REFU.
The CG generates a clock at a frequency of 1/2, 1/4, 1/8 or 1/16 that of the crystal and oscillator connected to the X1
The interrupt cycle time can be changed according to the oscillator scaling factor. The scaling factor can be set by a
The BIU controls the data bus, address bus and control bus pins. These buses are used by the CPU, DMAU (DMA control
The BIU synchronizes the RESET input signal and READY input signal using the CLOCK signal generated by the clock
X1
X2
RESET
READY
Oscillator
Figure 5-1. RESET and READY Signal Synchronization
CLOCK
f
XX
D
Figure 4-1. Internal Block Diagram of CG
Divide-by-2
Scaler
CK
Data Sheet U13225EJ4V0DS00
Q
Divide-by-1-to-8
Scaler
Divide-by-2-to-16
Scaler
D
D
CK
CK
Q
Q
f
X
PD70208H, 70216H
CPU, DMAU, REFU, SCU
CLKOUT
Baud Rate Counter (BRC)
TCU
To Internal Units
To Internal Units
RESOUT

Related parts for upd70208h