upd70208h Renesas Electronics Corporation., upd70208h Datasheet - Page 69

no-image

upd70208h

Manufacturer Part Number
upd70208h
Description
V40hltm, V50hltm 16/8, 16-bit Microprocessor
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
upd70208hGF-10-3B9
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hGF-16
Quantity:
5 510
Part Number:
upd70208hGF-16
Manufacturer:
CY
Quantity:
5 510
Part Number:
upd70208hGF-16
Manufacturer:
NEC
Quantity:
1 000
Company:
Part Number:
upd70208hGF-16
Quantity:
900
Part Number:
upd70208hGF-16-3B9
Manufacturer:
NEC
Quantity:
1 000
Part Number:
upd70208hGF-16-3B9
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hGF-20
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hGF-20-3B9
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hGK-20-9EU-A
Manufacturer:
WOLFSON
Quantity:
1 140
Part Number:
upd70208hLP-10
Manufacturer:
NEC
Quantity:
20 000
Part Number:
upd70208hLP-12
Manufacturer:
SAM
Quantity:
2 000
Part Number:
upd70208hLP-16
Manufacturer:
NEC
Quantity:
1 000
Part Number:
upd70208hLP-20
Manufacturer:
CYPRESSRESS
Quantity:
2 000
(1)
CLKOUT
ASTB high-level width
ASTB
CLKOUT
CLKOUT
Address float
CLKOUT
CLKOUT
RD
RD low-level width
BUFEN
CLKOUT
CLKOUT
WR low-level width
WR
CLKOUT
CLKOUT
HLDRQ setup time (vs. CLKOUT )
CLKOUT
CLKOUT
CLKOUT
WR low-level width
(DMA cycle)
RD , WR delay time (vs. DMAAK )
DMAAK delay time (vs. RD )
RD delay time (vs. WR )
TC output delay time (vs. CLKOUT )
TC OFF delay time (vs. CLKOUT )
TC low-level width
TC pull-up delay time (vs. CLKOUT )
END setup time (vs. CLKOUT )
END low-level width
DMARQ setup time (vs. CLKOUT )
INTPn low-level width
R
Notes 1. MWR and IOWR signals in DMA cycle
X
D setup time (vs. SCU internal clock )
PD70208H, 70216H-10/12/16 (T
address delay time
BUFEN or BUFR/W (write cycle)
address hold time
2. MWR and IOWR signals in CPU cycles and BUFEN, BUFR/W, INTAK and REFRQ signals.
3. t
4. t
BUFR/W delay time (read cycle)
control 1
control 2
ASTB delay time
RD delay time
RD delay time
data output delay time
data float delay time
BS delay time
BS delay time
HLDAK delay time
DMAAK delay time
DMAAK delay time (cascade mode)
KKH
KKH
RD delay time
+ 2t
+ 2t
Parameter
Note 1
Note 2
CYK
CYK
– 10 (Reference value when a 1.1-k
– 5 (Reference value when a 1.1-k
delay time
delay time
DMA extended write
DMA normal write
A
= –40 to +85 C, V
Data Sheet U13225EJ4V0DS00
<34>
<35>
<36>
<37>
<38>
<39>
<40>
<41>
<42>
<43>
<44>
<45>
<46>
<47>
<48>
<49>
<50>
<51>
<52>
<53>
<54>
<55>
<56>
<57>
<58>
<59>
<60>
<61>
<62>
<63>
<64>
<65>
<66>
<67>
<68>
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
DKSTL
STST
HSTA
DKCT1
DKCT2
DAFRL
DKRL
DKRH
DRHA
RR
DBECT
DKD
FKD
WW
DWCT
DKBL
DKBH
SHQK
DKHA
DKHDA
DKLDA
WW1
WW2
DDARW
DRHDAH
DWHRH
DKTCL
DKTCF
TCTCL
DKTCH
SEDK
EDEDL
SDQK
IPIPL
SRX
DD
= 5 V 10%) (2/3)
2t
2t
2t
t
t
t
t
t
pull-up resistor is connected.)
t
t
t
t
KKL
KKH
CYK
KKL
KKL
CYK
KKH
KKL
CYK
MIN.
pull-up resistor is connected.)
CYK
CYK
CYK
PD70208H-10
PD70216H-10
500
15
30
80
30
80
5
5
0
5
5
5
5
5
5
5
5
5
3
–10
–20
–20
–30
–20
–40
–40
–30
–15
–40
–40
–40
Note 3
MAX.
45
60
55
65
60
55
55
55
55
60
55
80
55
55
2t
2t
2t
t
t
t
t
t
t
t
t
t
KKH
CYK
CYK
KKH
CYK
KKL
KKL
KKL
KKL
PD70208H-12
PD70216H-12
Output Pin Load Capacitance: C
MIN.
CYK
CYK
CYK
500
10
25
65
20
80
5
5
0
5
5
5
5
5
5
5
5
5
3
–10
–10
–10
–20
–10
–20
–20
–20
–10
–20
–20
–20
PD70208H, 70216H
Note 4
MAX.
35
50
45
50
45
40
40
40
40
50
45
70
45
45
2t
2t
2t
t
t
t
t
t
t
t
t
t
KKH
CYK
CYK
KKH
CYK
KKL
KKL
KKL
KKL
CYK
CYK
CYK
PD70208H-16
PD70216H-16
MIN.
500
20
50
15
80
5
5
0
5
5
5
5
5
5
7
5
5
5
3
–10
–10
–10
–15
–10
–10
–15
–15
–10
–20
–20
–20
Note 4
MAX.
30
40
35
40
35
30
30
30
30
40
35
55
35
35
L
= 100 pF
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
69

Related parts for upd70208h