74HC74PW,118 NXP Semiconductors, 74HC74PW,118 Datasheet - Page 2
![IC DUAL POS-EDG-TRG D FF 14TSSOP](/photos/6/58/65814/568-14-tssop_sot402-1_sml.jpg)
74HC74PW,118
Manufacturer Part Number
74HC74PW,118
Description
IC DUAL POS-EDG-TRG D FF 14TSSOP
Manufacturer
NXP Semiconductors
Series
74HCr
Type
D-Typer
Datasheet
1.74HC74BQ115.pdf
(22 pages)
Specifications of 74HC74PW,118
Output Type
Differential
Package / Case
14-TSSOP
Function
Set(Preset) and Reset
Number Of Elements
2
Number Of Bits Per Element
1
Frequency - Clock
82MHz
Delay Time - Propagation
14ns
Trigger Type
Positive Edge
Current - Output High, Low
5.2mA, 5.2mA
Voltage - Supply
2 V ~ 6 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Number Of Circuits
2
Logic Family
HC
Logic Type
D-Type Edge Triggered Flip-Flop
Polarity
Inverting/Non-Inverting
Input Type
Single-Ended
Propagation Delay Time
14 ns at 5 V
High Level Output Current
- 5.2 mA
Low Level Output Current
5.2 mA
Supply Voltage (max)
6 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Supply Voltage (min)
2 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-4574-2
74HC74PW-T
74HC74PW-T
935175130118
74HC74PW-T
74HC74PW-T
935175130118
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
74HC74PW,118
Manufacturer:
NXP Semiconductors
Quantity:
1 950
Philips Semiconductors
FEATURES
QUICK REFERENCE DATA
GND = 0 V; T
Notes
1. C
2. For 74HC74 the condition is V
2003 Jul 10
t
f
C
C
PHL
max
SYMBOL
Wide supply voltage range from 2.0 to 6.0 V
Symmetrical output impedance
High noise immunity
Low power dissipation
Balanced propagation delays
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
I
PD
Dual D-type flip-flop with set and reset;
positive-edge trigger
P
f
f
C
V
N = total load switching outputs;
For 74HCT74 the condition is V
i
o
/t
(C
D
CC
PD
= input frequency in MHz;
L
PLH
= output frequency in MHz;
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in Volts;
PD
V
CC
amb
propagation delay
maximum clock frequency
input capacitance
power dissipation capacitance per flip-flop
2
V
nCP to nQ, nQ
nSD to nQ, nQ
nRD to nQ, nQ
CC
= 25 C; t
f
o
2
) = sum of the outputs.
f
i
N + (C
r
= t
PARAMETER
f
= 6 ns
I
L
= GND to V
I
= GND to V
V
CC
2
f
o
CC
) where:
CC
.
1.5 V.
2
C
notes 1 and 2
GENERAL DESCRIPTION
The 74HC/HCT74 is a high-speed Si-gate CMOS device
and is pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT74 are dual positive-edge triggered, D-type
flip-flops with individual data (D) inputs, clock (CP) inputs,
set (SD) and reset (RD) inputs; also complementary
Q and Q outputs.
The set and reset are asynchronous active LOW inputs
and operate independently of the clock input. Information
on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D inputs
must be stable one set-up time prior to the LOW-to-HIGH
clock transition for predictable operation.
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
L
D
= 15 pF; V
in W).
CONDITIONS
CC
= 5 V
74HC74; 74HCT74
14
15
16
76
3.5
24
HC
TYPICAL
Product specification
15
18
18
59
3.5
29
HCT
ns
ns
ns
MHz
pF
pF
UNIT