sc26c198 NXP Semiconductors, sc26c198 Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
sc26c198
Manufacturer Part Number
sc26c198
Description
Octal Uart With Ttl Compatibility At 3.3v And 5v Supply Voltages
Manufacturer
NXP Semiconductors
Datasheet
1.SC26C198.pdf
(49 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
sc26c198C1A
Manufacturer:
NS
Quantity:
12 388
Part Number:
sc26c198C1A
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
MR2[7:6] – Mode Select
The Octal UART can operate in one of four modes: MR2[7:6] = b’00
is the normal mode, with the transmitter and receiver operating
independently.
MR2[7:6] = b’01 places the channel in the automatic echo mode,
which automatically re transmits the received data. The following
conditions are true while in automatic echo mode:
. CPU to receiver communication continues normally, but the CPU
to transmitter link is disabled.
Two diagnostic modes can also be selected.
MR2[7:6] = b’10 selects local loop back mode. In this mode:
The second diagnostic mode is the remote loop back mode,
selected by MR2[7:6] = b’11. In this mode:
MR2[5] – Transmitter Request to Send Control
This bit controls the deactivation of the RTSN output (I/O2) by the
transmitter. This output is manually asserted and negated by
Table 6. RxCSR and TxCSR – Receiver and Transmitter Clock Select Registers
Both registers consist of single 5 bit field that selects the clock source for the receiver and transmitter, respectively. The unused bits in this
register read b’111. The baud rates shown in the table below are based on the x1 crystal frequency of 3.6864MHz. The baud rates shown
below will vary as the X1 crystal clock varies. For example, if the X1 rate is changed to 7.3728 MHz all the rates below will double.
1995 May 1
Octal UART with TTL compatibility at 3.3V
and 5V supply voltages
Received data is re–clocked and re–transmitted on the TxD
output.
The receive clock is used for the transmitter.
The receiver must be enabled, but the transmitter need not be
enabled.
The TxRDY and TxEMT status bits are inactive.
The received parity is checked, but is not regenerated for
transmission,
i.e., transmitted parity bit is as received.
Character framing is checked, but the stop bits are re-transmitted
as received.
A received break is echoed as received until the next valid start
bit is detected
The transmitter output is internally connected to the receiver
input.
The transmit clock is used for the receiver.
The TxD output is held high.
The RxD input is ignored.
The transmitter must be enabled, but the receiver need not be
enabled.
CPU to transmitter and receiver communications continue
normally.
Received data is re–clocked and re–transmitted on the TxD
output.
The receive clock is used for the transmitter.
Received data is not sent to the local CPU, and the error status
conditions are inactive.
The received parity is not checked and is not regenerated for
transmission, i.e., the transmitted parity bit is as received.
The receiver must be enabled, but the transmitter need not be
enabled.
Character framing is not checked, and the stop bits are
re-transmitted as received.
A received break is echoed as received until the next valid start
bit is detected.
Reserved
Bits 7:5
Transmitter/Receiver Clock select code, (see Clock Mux Table below)
353
appropriate commands issued via the command register. MR2[5] =
1 causes RTSN to be reset automatically one bit time after the
characters in the transmit shift register and in the TxFIFO (if any)
are completely transmitted (includes the programmed number of
stop bits if the transmitter is not enabled). This feature can be used
to automatically terminate the transmission of a message as follows:
NOTE: When the transmitter controls the RTSN pin, the meaning of
the pin is COMPLETELY changed. It has nothing to do with the
normal RTSN/CTSN “handshaking”. It is usually used to mean “end
of message” and to “turn the line around” in simplex
communications.
MR2[4] – Clear to Send Control
The state of this bit determines if the CTSN input (I/O0) controls the
operation of the transmitter. If this bit is 0, CTSN has no effect on
the transmitter. If this bit is a 1, the transmitter checks the state of
CTSN each time it is ready to begin sending a character. If it is
asserted (low), the character is transmitted. If it is negated (high),
the TxD output remains in the marking state and the transmission is
delayed until CTSN goes low. Changes in CTSN, while a character
is being transmitted, do not affect the transmission of that character.
This feature can be used to prevent overrun of a remote receiver.
MR2[3:2] – RxINT control field
Controls when interrupt arbitration for a receiver begins based on
RxFIFO fill level. This field allows interrupt arbitration to begin when
the RxFIFO is full, 3/4 full, 1/2 full or when it contains at least 1
character.
MR2[1:0] – Stop Bit Length Select
This field programs the length of the stop bit appended to the
transmitted character. Stop bit lengths of 9/16, 1, 1.5 and 2 bits can
be programmed for character lengths of 6, 7, and 8 bits. For a
character length of 5 bits, 1, 1.5 and 2 stop bits can be programmed.
In all cases, the receiver only checks for a mark condition at the
center of the first stop bit position (one bit time after the last data bit,
or after the parity bit if parity is enabled). If an external 1X clock is
used for the transmitter, MR2[1] = 0 selects one stop bit and MR2[1]
= 1 selects two stop bits to be transmitted.
Program auto reset mode: MR2[5]= 1.
Enable transmitter.
Assert RTSN via command.
Send message.
After the last character of the message is loaded to the TxFIFO,
disable the transmitter. Before disabling the transmitter be sure
the Status Register TxEMT bit is NOT set (i.e., the transmitter is
not underrun). The underrun condition is indicated by the
TxEMT bit in the SR being set. The condition occurs
immediately upon enabling the transmitter and persists until a
character is loaded to the TxFIFO. The Underrun condition will
not be a problem as long as the controlling processor keeps up
with the transmitter data flow. The proper operation of this
feature assumes that the transmitter is busy (not underrun) when
the disable is issued.
The last character will be transmitted and RTSN will be reset one
bit time after the last stop bit.
Bits 4:0
SC26C198 SC68C198
SC26L198 SC68L198
Product specification