LDS-L9D340G64BG2 LOGIC Devices Incorporated, LDS-L9D340G64BG2 Datasheet - Page 132

no-image

LDS-L9D340G64BG2

Manufacturer Part Number
LDS-L9D340G64BG2
Description
4.0 Gb, Ddr3, 64 M X 64 Integrated Module Imod
Manufacturer
LOGIC Devices Incorporated
Datasheet
LOGIC Devices Incorporated
F
IGURE
Command
RESET# 2
Add ress
87 - S
ODT 2
CK#
CKE
CK
ELF
NOP
T0
t RP 8
Notes:
R
Enter self refresh mode
EFRESH
(synchronous)
www.logicdevices.com
SRE(REF) 3
t IS
t IS
T1
1. The clock must be valid and stable meeting
2. ODT must be disabled and R
3. Self refresh entry (SRE) is synchronous via a REFRESH command with CKE LOW.
4. A NOP or DES command is required at T2 after the SRE command is issued prior to the
5. NOP or DES commands are required prior to exiting self refresh mode until state Te0.
6.
7.
8. The device must be in the all banks idle state prior to entering self refresh mode. For exam-
9. Self refresh exit is asynchronous; however,
E
t CPDED
self refresh mode, and at least
stopped or altered between states Ta0 and Tb0. If the clock remains valid and unchanged
from entry and during self refresh mode, then
t
and R
inputs becoming “Don’t Care.”
t
t
ple, all banks must be precharged,
clock edge where CKE HIGH satisfies
t
CKESR must be satisfied prior to exiting at SRX.
XS is required before any commands not requiring a locked DLL.
XSDLL is required before any commands requiring a locked DLL.
ISXR is satisfied at Tc1.
NTRY
t CKSRE 1
NOP 4
TT
T2
/E
_
WR
XIT
are disabled in the mode registers, ODT can be a “Don’t Care.”
T
IMING
Ta0
t CKESR (MIN) 1
TT
4.0 Gb, DDR3, 64 M x 64 Integrated Module (IMOD)
t
off prior to entering self re fresh at state T1. If both R
CKSRX prior to exiting self refresh mode, if the clock is
t
Tb0
RP must be met, and no data bursts can be in progress.
132
t
ISXR at Tc1.
t
t
CK specifications at least
XS and
t CKSRX 1
t
CKSRE and
Tc 0
PRELIMINARY INFORMATION
t IH
t
t
CKSRX timing is also measured so that
XSDLL timings start at the first rising
Exit self refresh mode
SRX (NOP)
t IS
(asynchronous)
High Performance, Integrated Memory Module Product
t
Tc1
CKSRX do not apply; however,
NOP 5
t
Td0
CKSRE after entering
Indicates a Break in
Time Scale
Vali d 6
Vali d
Vali d
Te0
TT
L9D340G64BG2
_
NOM
Jun 08, 2010 LDS-L9D340G64BG2-B
Vali d 7
Vali d
Vali d
Don ’t Care
Vali d
Tf0

Related parts for LDS-L9D340G64BG2